Scheduling for Mixed-Criticality Systems

Sections

• Verimag
• Teams
  • Synchrone
  • Tempo
  • Pacss
  • RSD
    • People
    • Partners
    • Research Topics
      • Modeling Component-Based (...)
      • Scalable Verification and (...)
      • Correct-by-Construction (...)
        • Real-Time Implementation
        • Scheduling for Mixed-Criticali
        • Decentralized Implementation
        • Model-to-Model Transformations
      • Domain Specific Design (...)
    • Projects
    • Tools
    • Publications
    • Jobs and Internships
• Contact
• Site Map

---

---

• Building Access

News

• Conferences
  • 26-28 september 2018 VECoS 2018
  • 10-13 November 2018 RV 2018

New publications

• Recent Publications
  • Maxime Puys, Marie-Laure Potet, Abdelaziz Khaled: Generation of Applicative Attacks Scenarios Against Industrial Systems
  • Karine Altisen, Pierre Corbineau: Composition certifié d'algorithmes autostabilisants silencieux
  • Dejan Nickovic, Olivier Lebeltel, Oded Maler, Thomas Ferrére, Dogan Ulus: AMT 2.0: Qualitative and Quantitative Trace Analysis with Extended Signal Temporal Logic
  • Mohammad Al Khatib, Antoine Girard, Thao Dang: Scheduling of Embedded Controllers Under Timing Contracts
  • Sylvain Boulmé, Alexandre Maréchal: Toward Certification for Free!
  • Amaury Graillat, Matthieu Moy, Pascal Raymond, Benoît Dupont De Dinechin: Parallel Code Generation of Synchronous Programs for a Many-core Architecture

Jobs and internships

• Jobs and internships
  • Phd Position: Vulnerability search in Industrial Control Systems
  • Phd Proposal : Inférence de modèles de faute pour simulation d’attaques sur composants sécurisés
  • Phd proposal : Optimisation de l’évaluation et des tests de sécurité des systèmes cyber-physiques par analyse des canaux auxiliaires
  • PHD proposal: Data Mining Dynamic Behaviors using Signal Temporal Logic
  • Post-Doc and/or Research Engineer positions on Software Security
  • [M1 internship] Modeling of Graph Topologies Using Coq