Dominique Borrione, Menouer Boubekeur, Laurent Mounier, Marc Renaudin, Antoine Sirianni. Validation of asynchronous circuit specifications using IF/CADP. In IFIP Intl. Conference on VLSI, Darmstadt, Germany, December 2003.
Download paper:
Adobe portable document (pdf)
Copyright notice:
[ Model-based verification techniques ]
@InProceedings{Borrione-Boubekeur-Mounier-03b,
Author = {Borrione, Dominique and Boubekeur, Menouer and Mounier, Laurent and Renaudin, Marc and Sirianni, Antoine},
Title = {Validation of asynchronous circuit specifications using IF/CADP},
BookTitle = {IFIP Intl. Conference on VLSI, Darmstadt, Germany},
Month = {December},
Year = {2003}
}
Get EndNote Reference (.ref)