Accueil
>
Archives
>
RSD (Archive)
>
Thèmes de recherche
>
Scalable Verification and Analysis Techniques
Information Flow Security Analysis
[article under construction]
Navigation
Rubriques
Verimag
Axes
Contact
Plan du site
Acces au Batiment
Actualités
Séminaires
Séminaires
7 novembre 2024
Aurèle Barrière:
Tba
Nouvelles publications
Quelques Publications Récentes
Karine Altisen, Stéphane Devismes, Erwan Jahier:
sasa: a SimulAtor of Self-stabilizing Algorithms
Florence Maraninchi:
Quelle recherche en informatique pour un numérique inscrit dans les limites planétaires ?
David Monniaux, Léo Gourdin, Sylvain Boulmé, Olivier Lebeltel:
Testing a Formally Verified Compiler
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing synchronous unison in directed networks
Offres d'emploi et stages
Offres d'emploi et stages
[Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
Bourses PERSYVAL de M2
[Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Formal Modeling and Verification of Parameterized and Distributed Systems
[Funded PhD] Improving Diagnosis for a Formal Verification Tool for Electrical Circuits at Transistor Level
[Funded PhD] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
Contact
|
Plan du site
|
Site réalisé avec SPIP 4.2.16
+
AHUNTSIC
[CC License]
info visites
4068184
English
Français