Oblivious parallel programming

Vincent Danjean, Bruno Raffin, Jean-Louis Roch, Marc Tchiboukdjian

MOA S team-project

Lab. d'Informatique de Grenoble



http://moais.imag.fr

Louvre, Musée de l'Homme Sculpture (Tête) Artist : Anonyme Origin: Rapa Nui [Easter Island] Date : between the XIst and the XVth century Dimensions : 1,70 m high











Relation machine model / program

- One single (simple) computation for a given (simple) machine
 - Example: domain decomposition on the TERA computer :
 - « static parallelization» (MPI)





- But, concurrently several different (simple) computations
 - Example: multi-physic domains with adaptive irregular refinement



=> composition of parallel computations is difficult

Need an abstract machine model

- To enable composition of parallel programs, by abstracting the resources at the programming level
 - Ideally: each computation performance should related to the effective allocated speed : Π_{tot}

$$\Pi_{tot} = p.\Pi_{ave}$$

$$\Pi_{ave} = \frac{\sum_{t=1}^{r} \sum_{i=1}^{r} \Pi_{i}(t)}{T.p}$$

[Bender&al 2002]

- And yet to fit next machine generation
 - Future MPSoC will have hundred of specialized units, with different frequencies (fixed but non predictable)
 - Memory hierarchy





Evolution of parallel programming

- Parallelism everywhere
 - Distributed, Heterogeneous



MapReduce [Google]

Cuda [NVidia]

...SPIRIT

TBB [Intel] Cilk++ [CilkArts]

Fortress [Sun]

Towards oblivious algorithms

To design a single efficient algorithm with provable performances on an arbitrary architecture



The MOAIS team-project

Objective: End-to-end parallel programming solutions for high-performance interactive computing with provable performances.



- Performance is multi-objective
- > Adaptive to the platform

Adaptation: from application to architecture



Outline

•**Def**: « An algorithm is said **oblivious** if no program variables dependent on hardware configuration parameters need to be tune to reach optimal performances » [Prokop&al]

• Analysis on a given (abstract) architecture which proves optimality : behaves as well as an optimal (off-line, non-oblivious) algorithm

•Talk: Basic techniques to design oblivious algorithms

- 1. Introduction Motivation for obliviousness
- 2. Processor oblivious
- 3. Cache oblivious
- 4. Conclusion Towards cache and processor oblivious

- 1. Introduction Motivation for obliviousness
- 2. Processor oblivious
- 3. Cache oblivious
- 4. Towards cache and processor oblivious

Example: Parallel prefix

- Prefix problem :
 - input : $a_0, a_1, ..., a_n$ • output : $\pi_1, ..., \pi_n$ with $\pi_i = \prod_{k=0}^i a_k$
- Sequential algorithm :
 - for $(\pi[0] = a[0], i = 1; i \le n; i +) \pi[i] = \pi[i 1] * a[i];$

performs only **n** *operations* (and minimal cache misses)



Basic notations: Work and depth

"Work" W = #total number operations performed

"Depth" D = #operations on a critical path

(~parallel "time" on ∞ resources)

Relation to execution time $T(p, \Pi)$

For any greedy maximum utilization schedule Graham69, Brent70, Jaffe80, Bender-Rabin02]

$$\frac{1}{\Pi_{ave}} Max \left(\frac{W}{p}; D \right) \leq Time(p, \Pi) \leq \frac{1}{\Pi_{ave}} \left(\frac{W}{p} + D \right)$$

> There exist schedulers that reach the bound : $\frac{1}{\Pi_{ave}} \left(\frac{W}{p} + O(D) \right)$

Work-Stealing: a basis to design processor-oblivious algorithm

Work-stealing = oblivious schedulers that reach: $\frac{1}{\Pi_{ave}} \left(\frac{W}{p} + O(D) \right)$

"A decentralized thread scheduler: whenever a processor runs out of work, it steals work from a randomly chose processor."

Moreover: if D small, few steals request [O(p.D) w.h.p.]

Then, if both the work W >> D (i.e. D very small) work-stealing ensures provable performances, both theoretical and practical [Cilk, TBB, Kaapi, ...]

> And if $W \sim W_{seq}$: optimal processor oblivious performance

Application to parallel prefix

• Prefix problem :

- input : a₀, a₁, ..., a_n
- •; output : $\pi_1, ..., \pi_n$ with $\pi_i = \prod_{k=0}^{n} a_k$
- Oblivious parallel algorithm : recursive to minimize the depth D



Adaptive scheme to simultaneously minimize D and W

① To minimize depth D

- By enabling, at each steal, extraction of a fraction of the remaining work on the victim => D = O (log W)
 - => only O(log W) steals per proc
 - small scheduling overhead

2 To minimize work W => "work first" principle

Optimize the sequential local execution, that mostly occurs

- the overhead of a stack can be avoided [Roch&al 08]
 - contention between the local processor and its -potential- stealers can be made neglected

Adaptive parallel extraction

- Each resource performs a specialized sequential algorithm
 - other resources act as co-processors
 - at any time, sequential computation is in progress



- When a stealer appears, it extracts some work (steal).
- When the work is completed, partial results are merged (eventually, preemption of the stealer).

Processor oblivious design

- implement the best (preemptive) sequential code
- add the parallelism extraction and merge
- use a work-stealing engine for the coupling
 - Performance guarantee by a three nested loops scheme
 - Local sequential computation always active [Danjean&al07]

- Extraction/merge to define for each new program
- Provable performances related to those functions



time

















P-Oblivious + good cache locality from the sequential algorithm

Some instances at Moais

• Parallel Prefix [Traore&al]

- Processor oblivious, reaches the lower bound: $2n/(p+1)\Pi_{ave}$ [+O(p log² n)]

- Oct-tree computation [Raffin&al]
 - Linear speed-up on CPUs + GPUs
 - Adaptation to realtime constraint
- Stream computations [Bernard&al] - compression, noise filtering on MPSoCs
- STL, Merging and sorting [Traore&al]



- 1. Introduction Motivation for obliviousness
- 2. Processor oblivious
- 3. Cache oblivious
- 4. Towards cache and processor oblivious mesh partitioning

Why are we interested in cache performance ?

• CPU-bounded vs I/O-bounded



Memory Hierarchy



[Aggarwal & Vitter 1988]

Cache-aware model (CA)

or external memory out-of-core disk access machine I/O model



Multiplying in the CA model

NxN matrices in row-major order : naive doesn't work

Using the naive N³ algorithm: $W(N) = O(N)N^2$ $W(N) = O(N^3)$

Memory accesses in B are suboptimal:

$$Q(N) = O\left(\frac{N}{B} + N\right) N^{2}$$
$$Q(N) = O\left(N^{3}\right)$$



Multiplying in the CA model

NxN matrices in submatrices



Multiplying in the CA model

NxN matrices in submatrices

Cost for two sub-matrices

$$W(N) = O\left(\sqrt{M}^3\right) \quad Q(N) = O\left(\frac{M}{B}\right)$$

• Total cost $W(N) = O\left(\sqrt{M}^{3}\right) O\left(\frac{N}{\sqrt{M}}\right) O\left(\frac{N^{2}}{M}\right)$ $W(N) = O\left(N^{3}\right)$ $Q(N) = O\left(\frac{M}{B}\right) O\left(\frac{N}{\sqrt{M}}\right) O\left(\frac{N^{2}}{M}\right)$ $Q(N) = O\left(\frac{N^{3}}{B\sqrt{M}}\right)$



CA

- Only two levels of the memory hierarchy
- Fixed values of B and M
- Machine-dependent

Cache-oblivious model (CO)_[Frigo & al 1999]



CA vs CO

 Only two levels of the memory hierarchy + Efficient with all levels of the memory hierarchy

- Fixed values of B and M
- + Adapt to varying values of B & M
 - multi-process scheduling
 - disk seek time

Machine-dependent

+ Machine-independent

Multiplying in the CO model

D&C matrix multiplication using a recursive layout



Multiplying in the CO model

D&C matrix multiplication using a recursive-layout



How to store efficiently a mesh?



Idea

• Triangles (or vertices) that are most likely to be accessed sequentially should be stored nearby



Graph of sequential accesses



G₁: sequential access between triangles

G₂: sequential access between vertices

G₃: both

Mesh layout problem:

Minimize # of cache misses if each node touches all its neighbors ?



Example



Previous work on mesh layouts

[Pascucci & al 2005]

- Heuristic algorithm based on multi-level optimization
- Good experimental results (2-5x improvement)
- But no guarantee on :
 - -time to compute the layout
 - -layout quality

Overlap graphs

[Miller & al 98]

- Generalize planar graphs
- Contain well-shaped meshes



Separator for overlap graphs

- Separate the mesh into two roughly equal-size pieces cutting few edges
- Planar graphs [Lipton-Tarjan] $|G_1|, |G_2| \le \frac{2}{3}|G| \quad E(G_1, G_2) = \sqrt{8|G|}$
- Overlap graphs (randomized linear time)

$$|G_1|, |G_2| \le \frac{d+1}{d+2}|G|$$
$$E(G_1, G_2) = O(|G|^{1-\frac{1}{d}})$$



 G_{2}

Separator for overlap graphs [Miller & al 98]



Our layout

- Recursively cut the mesh $W(N) = O(N \log N)$
- •The order of the leaves gives the layout





Analysis of the layout

G

 $E(G_{1}, G_{2})$

 G_2

G₁



#block transfers =
$$O\left(\frac{N}{B} + \frac{N}{M^{\frac{1}{d}}}\right)$$

To come

- Use the layout
 - Experiments with vtk
 - Develop CO visualization algorithms
- Improve the layout
 - Can we make it better/faster for AMR ?
 - What if only part of the mesh is accessed ?
 - Dynamic
 - Space partitioning (e.g. octree)
- Develop PO & CO visualization algorithms

- 1. Introduction Motivation for obliviousness
- 2. Processor oblivious
- 3. Cache oblivious
- 4. Conclusion Towards processor & cache oblivious

A processor & cache oblivious model

• Deeper memory hierarchy



- Processor + Cache \rightarrow Communications
 - sharing a cache \leftrightarrow low cost communication



Interaction cache / scheduling



Conclusion

- PO+CO: Need a scheduler that is fully aware of the memory hierarchy [Blelloch & al 2008]
- Tradeoff between full parallelism and good cache complexity

Questions?