Understanding Memory Interference in CPU-GPU Embedded Systems

Alessio Masola – alessiomasola@unimore.it

Nicola Capodieci – nicola.capodieci@unimore.it



Brief Background Introduction

• Many tasks to perform in critical environments









Goal

To **understand the interference effect on shared memory resources between CPU and GPU in integrated** chips

- Latency deterioration of GPU kernels that run concurrently with CPU memory intensive applications.
 - Which GPU kernels' performance metrics can predict memory sensitivity?
 - CPU intensive jobs can delay **CPU to GPU command submission**?
- How can we deal with the interference and find a way to exploit it?



Goal

- Understanding Memory Interference in CPU-GPU embedded systems
- Interference to the CPU submitter





Reference Hardware Architecture: Jetson Xavier

Tested Kernels

NVIDIA profiling tools (NVPROF) allows us to understand and optimize the performance of CUDA, OpenACC or OpenMP applications.



KERNEL NAME	Data Size In (MiB)	Data Size Out (MiB)	Taken From
ADD	40*2	40	Synthetic / In house implementation
SAXPY	$40^{*}2$	40	Synthetic / In house implementation
COPY	40	40	Synthetic / In house implementation
RAYTRACE	-	1.5234	In House Implementation
DXTC	0.003 + 0.5	0.25	Cuda Samples
CONV	0.00001 + 40	40	In House Implementation
MVT	64 + 0.01*4	0.01*2	Polybench
PF	0.5 + 255.5	0.5	Rodinia



NVPROF Collected Metrics

Metrics Name

L2 Throughput (Reads) L2 Throughput (Writes) L2 Cache Hit Rate L2 Cache Utilization System Memory Read Throughput **Global Memory Load Efficiency Global Memory Store Efficiency** Instructions Executed Instructions Issued Issue Stall Reasons (Instructions Fetch) Issue Stall Reasons (Execution Dependency) Issue Stall Reasons (Data Request) Issue Stall Reasons (Other) Issue Stall Reasons (Memory Throttle) Executed IPC Issued IPC Multiprocessor Activity Eligible Warps Per Active Cycle Achieved Occupancy Load/Store Function Unit Utilization Warp level instructions for global loads System Memory Read Bytes System Memory Write Bytes **Timing kernels Execution**

Metrics about:

- Memory behaviour
- Compute behaviour
- Kernel completion lantencies



Test Scenario



CPU ID	Work
0	NVPROF of GPU's Work
17	Thread with Interference (memset/hesoc-mark)

The interference was performed with a script that launches different **Meminterf of 50 mb** with an high amount of iterations, in order to saturate the L2 and L3 CPU's caches to create traffic on the SDRAM that is shared with the GPU.



Memory Interference reference: <u>https://git.hipert.unimore.it/mem-prof/hesoc-mark</u>

What We Observed

- Lots of data!
- How those metrics change as a function of the magnitude of the memory interference.
- We are **interested in correlating** such variations to the magnitude of interference in order to understand which metrics predict memory sensitivity towards a CPU aggressor.





Kernels Execution Latencies

Memory Intensive



Correlation Factor

Which metrics **most influence a slowdown**? -> correlation matrix

Pearson Correlation:

The correlation factor [-1,1]

- 0 : no correlation
- Near 1 : highly and strong linear correlation
- Near -1 : reverse correlation

Data used for a slowdown correlation: all kernels' metrics when 7 interfering threads were running.

Slowdown factor: $\frac{T_{with 7}}{T_{Baseline}} \xrightarrow{Fxecution timing with 7 interferents} Baseline execution timing$



La Throughput Witter 0 1 1 000 0 1 0 0 0 0 0 0 0 0 0 0 0 0
L2 Cache Hit Rat 074 0009 1 002 077 066 043 045 0.5 0.6 043 0.4 0.0 06 023 024 0.3 02 0.5 0.5 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2
L2 Cache Utilization - Correct of the structure of the structu
System Memory Read Throughput 1 0 022 0.77 Global Memory Load Efficiency -0-6 037 0.77 Global Memory Store Efficiency -0-7 0.75 Instructions Steed -0.39 0.14 0.45 Instructions Steed -0.39 0.14 0.45 Instructions Steed -0.39 0.14 0.45 Instructions Steed -0.39 0.14 0.45 Instructions Fecht -0.31 0.29 0.65 Instructions Fecht -0.31 0.29 0.45 Instructions Fecht -0.31 0.29 0.45 Instructions Fecht -0.31 0.29 0.45 Instructions Fecht -0.31 0.29 0.45 Instructions Fecht -0.31 0.45 Instructions Fecht -0.31 0.45 Instructions Fecht -0.31 0.45 Instructions Fecht -0.31 0.45 Instructions Fecht -0.33 0.45 Instructions Fecht -0.43 0.46 Instructions Fecht -0.43 0.46 Instructions Fecht -0.33 0.45 Instructions Fecht -0.33 0.45 Instructions Fecht -0.43 0.46 Instructions Fecht -0.33 0.46 Instructions Fecht -0.33 0.46 Instructions Fecht -0.43 0.46 Instr
Global Memory Load Ifficiency -06 0.32 0.71 0.32 0.31 0.32 0.31 0.33 0.01 0.33 0.01 0.33 0.01 0.33 0.01 0.33 0.01 0.03 0.01 0.03 0.01 0.03 0.01 0.03 0.01 0.03 0.01 0.03 0.01 0.03 0.01 0.03 0.01 0.03 0.01 0.03 0.01 0.03 0.01 0.05 0.01 0.05 0.01 0.05 0.01 0.05 0.01 0.05 0.01 0.05 0.01 0.01 0.05 0.01 0.01 0.05 0.01 0.01 0.05 0.01 0.01 0.05 0.01 0.05 0.01 0.05 0.01 0.05 0.01 0.05 0.01
Global Hermory Store Efficiency 0.74 0.25 0.74 0.32 0.12 0.03 0.04
Global Melling Subject High Subject Hig
Instructions Executed 10-03 0.14 0.03 0.15 0.01 0.14 0.03 0.01
Instructions field - 33 0.4 0.6 0.0 0.0 0.0 0.0 0.0 0.0 0.7 0.0 0.0 0.0
Issue Stall Reasons (Instructions request) - 0.21 0.22 0.63 0.68 0.78 0.78 0.78 1 0.78 1 0.78 0.78 0.78 0.78 0.78 0.78 0.78 0.78
use Stall Reasons (beckution belencedry) - 0.008 0.014 0.16 0.05 0.17 0.016 0.015 0.016 0.01 0.016 0.016 0.01 0.016 0.011 0.11 0.021 0.016 0.016 0.016 0.011 0.11 0.021 0.016 0.016 0.016 0.016 0.016 0.016 0.016 0.016 0.016 0.016 0.016 0.016 0.016 0.016 0.016
Bisue Stall Reasons (Ddta Request) -0.53 0.11 0.53 0.11 0.54 0.97 0.58 0.62 0.43 0.44 0.47 0.79 0.68 0.62 0.43 0.49 0.47 0.79 0.68 0.62 0.43 0.49 0.47 0.79 0.68 0.64 0.17 0.74 0.48 0.49 0.47 0.79 0.68 0.65 0.67 0.77 0.48 0.49 0.44 0.41
Issue Stall Reasons (Other) -0.22 0.9 0.014 0.37 0.35 0.63 0.72 0.74 0.66 0.66 0.675 0.97 0.22 0.26 0.42 0.58 0.55 0.56 0.675 0.97 0.22 0.26 0.42 0.58 0.55 0.56 0.675 0.97 0.22 0.26 0.42 0.58 0.55
Issue Stall Reasons (Memory Introttle) -0.4 -0.38 -0.67 0.72 <td< td=""></td<>
Executed IPC 0.13 0.64 0.23 0.01 0.05 0.57 0.57 0.43 0.8 0.61 0.86 0.84 1 1 0.12 0.94 0.05 0.57
Issued IPC - 0.14 0.64 0.24 0.01 0.026 0.37 0.57 0.57 0.57 0.57 0.43 0.66 0.25 0.05 0.25 0.076 0.76 0.76 0.76 0.76 0.76 0.76 0.76 0.75 0.57
Multiprocessor Activity - 0.31 0.17 -0.33 0.17 -0.33 0.22 0.27 0.081 -0.25 0.13 0.12 0.17 0.12 1 0.099 0.76 -0.58 0.36 0.59 -0.72 0.39 -0.72 0.39 0.73 0.71 0.71 0.72 0.73 0.76 0.75
Eligible Warps Per Active Cycle - 0.006 0.86 0.2 Achieved Occupany - 0.22 0.43 0.43 0.43 0.45 0.22 0.62 0.62 0.62 0.62 0.62 0.62 0.64 0.49 0.7 0.7 0.7 0.7 0.7 0.7 0.7 0.7 0.7 0.7
Achieved Occupancy -0.22 0.43 0.63 0.55 0.62 0.62 0.49 0.41 0.49 0.22 0.48 0.065 0.78 0.99 1 -0.46 0.91 -0.28 0.93 0.16 0.50 Warp level instructions for global loads -0.41 0.22 0.43 0.48 0.45 0.28 0.28 0.21 0.47 0.40 0.20 0.43 0.43 0.44 0.40 0.44 0.42 0.44 0
Load/Store Function Unit Utilization - Variable
Warp level instructions for global loads 0.41 0.22 0.013 0.44 0.43 0.44 0.43 0.44 0.43 0.44 0.43 0.44 0.43 0.44 0.43 0.44 0.43 0.44 <t< td=""></t<>
System Memory Read Bytes 0.0 <td< td=""></td<>
Throughput (Reads) Throughput (Reads) Throughput (Writes) - L2 Cache Hit Rade istructions Executed PC stall Reasons (Other) - is (Instructions Executed PC stall Reasons (Other) - is (Instruct
Throughput (Reads) Throughput (Writes)
Throughput (Reads) Throughput (Writes) L2 Cache Hit Rate L2 Cache Utilization Nory Load Efficiency Nory Store Efficiency Instructions Executed Instructions Fetch) Sons (Data Request) Sons (Data Request) Instructions Executed IPC Instructions Issued IPC Instructions Issued IPC Remory Throttle) Instructions Fetch) Stall Reasons (Other) Instructions Fetch) Instructions Executed IPC Instructions Issued IPC Remory Read Bytes Memory Read Bytes Timing(ms) Dwdown_percentage
Throughput (Read Throughput (Write L2 Cache Hit Ra L2 Cache Utilizati ory Read Throughp mory Load Efficien nory Store Efficien nory Store Efficien nory Load Efficien nory Read IF Issued IF Issued IF Issued IF Issued IF Issued IF Issued IF Nemory Read Byte Memory Write Byte Memory Write Byte nowdown_percentag
Throughput (Re Throughput (Re Throughput (W L2 Cache Utiliz ury Read Throug nory Store Effici nory Store Effici nory Store Effici nory Load Effici nory Load Effici nory Load Effici nory Load Effici nory Load Effici nory Load Effici nory Read E Memory Read E Memory Read E Memory Read E Memory Read E Memory Read E Memory Write E Memory Write E
Throughput Throughput Throughput L2 Cache Ut ury Read Thru nory Store Ef nory Store Ef nory Store Ef nory Load Ef nory Load Ef sons (Data R stall Reasons stall Reasons stall Reasons fron Depe cution Depe stall Reasons fron Unit Ut demory Rea Memory Rea Memory Rea Memory Rea Memory Rea
Through Through Through L2 Cache mory Store sons (Dat sons (Dat sons (Dat sons (Dat stall Rease stall Rease stall Rease in Unit Memory Memory
Throu Throu Throu L2 Ca nory St nory St nory St instruct instruct instruct instruct mory f arps Pe arps Pe Memo Memo Novdow
Achi a's (In In Port 12 L Thr Mer Mer Coloris (In In Port 12 L L Thr Mer Mer Coloris (In In In Port 12 L L L Thr
si a si
asso asso
S S S S S S S S S S S S S S S S S S S
- vel d/S Eli sa all GC GI GI C
System of the second se
arp L sssu
nss



Conclusion and What's Next...

- Understanding **memory interference** from CPU to GPU is not trivial
- We shed some light on how **the kernel characteristics** might be used as **predictors** to kernel completion latencies
- We can use those correlation factors to propose a model able **to predict memory interference**
- Such a model can be used to enrich current **real-time task models** in order to put the basis for memory aware scheduling.



Interference to the CPU Submitter



What is a Submitter?

- Each call to the GPU API is made by the CPU.
- Each call traverses all the software and hardware depicted in this picture.
- Ideally: we want that the time taken by a CPU call to reach the GPU HW must be short and predictable.
- In reality: many kernel calls -> so much CPU overhead, and memory interference might still be a factor.





Cavicchioli, Roberto, et al. "Novel methodologies for predictable CPU-to-GPU command offloading." 31st Euromicro Conference on Real-Time Systems (ECRTS 2019). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2019.

Why is it Important?

- Kernels are constantly submitted from the CPU to the GPU.
- A single kernel usually **does not** represent a schedulable task (too fined grained!)
 - (see real world example in the next slide)
- Each kernel submission is a CPU task that has to be scheduled and might suffer from interference



Neural Network Workloads on GPU [YoloV3]



HIGH CPU SUBMISSION OVERHEAD -> THREAT TO SYSTEM PREDICTABILITY



Starting from the ECRTS19 [1] Paper

- Four submission models (baseline, CUDA graphs, CUDA CDP and Vulkan)
- Four different baseline latencies as a function of how many kernels per task are submitted
- How each of these methodologies suffer from memory interference

[1] Cavicchioli, Roberto, et al. "Novel methodologies for predictable CPU-to-GPU command offloading." 31st Euromicro Conference on Real-Time Systems (ECRTS 2019). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2019.



Submission Model: CUDA Baseline

Baseline						
GPU		Work on K0		Work on K1		Work on K2
CPU	Launch K0		Launch K1		Launch K2	

- Copy and Compute commands (kernels) are constantly streamed to the GPU.
 CUDA streams -> FIFO QUEUE.
- CPU is constantly busy submitting commands
 This takes time and threats predictability:
 - a delayed submission -> **delayed GPU-side** execution...



Submission Model: Cuda Graphs



• Allows to construct graphs of GPU commands

Allows copy operations with arbitrary intra- and inter-stream synchronization



Submission Model: Cuda Dynamic Parallelism (CDP)

Basel	ine					
GPU		Work on K0		Work on K1		Work on K2
CPU	Launch K0		Launch K1		Launch K2	
CDP			Parent Ker	nel		
GPU		Work on K0	Work on K	(1 Work or	n K2	
CPU	Launch parent K					-
						time

- Allows a kernel to launch «nested» kernels
- No OS/Driver intercations between nested calls
- Beneficial performance with recursive algorithms with variable depth recursion
- Introduces Stalls for deep call-stack value
- Involves kernels, not host jobs or copies



Submission Model: Vulkan

- Alternative to CUDA
- **Recently** (2016) released API specifications (Khronos Group) for both **graphics and compute** on massively parallel accelerators
- **OpenGL successor**, but no assumptions w.r.t. GPUs or application domain
- Novel paradigm for CPU->GPU interactions (lower level abstraction, no verification/validation at runtime)
- ... specs say Vulkan is **predictable**...





ECRTS19 Experimental Setup



- Submission latencies
- Execution times
- Driver interactions
 - CUDA baseline
 - CDP
 - CUDA Graphs
 - Vulkan (VK)



[1] Cavicchioli, Roberto, et al. "Novel methodologies for predictable CPU-to-GPU command offloading." 31st Euromicro Conference on Real-Time Systems (ECRTS 2019). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2019.

Conclusion of the Previous Work (ECRTS19)

Average submission time, without interferences.





What Happens if...





Submission Time with Interference



7 thread Interference (AVG VALUE)



A Closer Look on the Effect of Interference



With the Maximum Measured Value



No Interference (MAX VALUE)

7 thread Interference (MAX VALUE)





A Closer Look ...



Maximum Experienced Latency Degradation

Average Submission Factor (sequence length value)

interferences_THs	Baseline	CDP	Cuda Graph	Vulkan
1	2.24 (1)	2.27 (1)	1.97 (1)	1.63 (10)
2	1.18 (1)	2.01 (2000)	1.13 (200)	1.15 (2)
3	1.16 (100)	2.50 (2000)	1.20 (200)	1.54 (2000)
4	1.22 (1)	2.46 (2000)	1.21 (200)	1.55 (2000)
5	1.27 (1)	3.06 (1000)	1.29 (1000)	2.46 (2000)
6	1.34 (1)	2.99 (1000)	1.38 (2000)	2.31 (2000)
7	1.97 (1)	5.20 (500)	1.80 (1)	4.77 (1000)
1*	1.16 (1)	4.14 (200)	1.35 (200)	3.19 (1000)

Maximum Submission Factor (sequence length value)

interferences_THs	Baseline	CDP	Cuda Graph	Vulkan
1	1.45 (5)	1.49 (10)	1.45 (10)	2.22 (1)
2	1.55 (1)	1.19 (1)	1.37 (5)	1.93 (5)
3	1.21 (20)	1.21 (20) 1.58 (10)		1.56 (2)
4	1.45 (5)	1.58 (200)	1.58 (1)	1.78 (2)
5	2.24 (5)	2.24 (5) 2.10 (1000)		16.28 (1)
6	2.08 (1)	2.71 (100)	1.81 (5)	5.61 (2)
7	2.68 (1)	3.69 (500)	3.89 (1)	21.83 (5)
1*	1.98 (1)	2.15 (1)	2.06 (1)	2.55 (2000)



Conclusion and What's Next...

- CPU to GPU submitters <u>must be scheduled as well</u>!
- Submission methodologies play a huge role in terms of CPU overhead
 - Vulkan still works best...
 - ...but significantly suffers from memory interference

These measures will help the system engineers to account for a more accurate worst-case execution/response time.



Questions?



Thank you!

Alessio Masola

High-Performance Real-Time Lab

Baseline

XX:4 Artifact evaluation for Novel methodologies for predictable CPU-to-GPU command offloading



7 Interferences

XX:4 Artifact evaluation for Novel methodologies for predictable CPU-to-GPU command offloading





Baseline

XX:4 Artifact evaluation for Novel methodologies for predictable CPU-to-GPU command offloading



7 Interferences

XX:4 Artifact evaluation for Novel methodologies for predictable CPU-to-GPU command offloading



37

How it works? Submission Model



impact of CPU-to-GPU kernel submissions may be indeed relevant for typical real-time workloads

38

Nvprof trace (YOLOv3)



Submissions and Models

Comparison between:

Baseline

Cuda CDP

Vs

Vs Cuda Graph

Vs Vulkan

