Open Questions for the Bus-Blocking Problem in the 3-Phase Task Model under Partitioned Scheduling

Presentation 1 - Junior Presentations


Jatin Arora, Cláudio Maia, Syed Aftab Rashid CISTER, ISEP, Polytechnic Institute of Porto, Portugal

> CISTER – Research Centre in Real-Time & Embedded Computing Systems

Outline

- > Motivation
- > Introduction
- > Problem Definition
- > State-of-the-Art
- > Open Issues
- > Possible Solutions
- > Ongoing work
- Conclusion
- > References

Motivation: Shared resources bring timing unpredictability






Introduction: Phased Execution Model can Reduce Shared Resource Contention




PREM Task Model




3-Phase Task Model





3-Phase Task Model





Problem Definition: Bus Blocking in 3- phase Task Model





Dependent on:

- Number of memory phases
- Size of memory phases
- Task priorities
- Bus arbitration Policy

State-of-the-Art

- Maia et al. (RTCSA 2017) [1] proposed the bus-contention aware WCRT analysis for the 3-phase task model using fixed-priority global scheduling.
- > Casini et al. (RTAS 2018) [2] proposed a memory-contention aware WCRT analysis for the 3-phase task using fixed-priority partitioned scheduling.
- > Arora et al. (RTNS 2021) [3] proposed a bus-contention aware WCRT analysis for fixed-priority 3-phase task model using partitioned scheduling.


Open Issues

- > The work of Maia et al. (RTCSA 2017) [1] does not focus on partitioned scheduling.
- The work of Casini et al. (RTAS 2018) [2] assumes an architecture that makes use of crossbar switch for point-to-point communication between each core and main memory. Thus, their analysis may not be applicable to architectures that makes use of shared bus.
- > The work of Arora et al. (RTNS 2021) [3] focus on bus blocking problem in partitioned scheduling but it has following limitations:
 - > The bus-blocking analysis is limited to FCFS bus arbitration.
 - > The bus-blocking analysis is based on an assumption that if there is an pending A-phase that is to be executed on a given core, it can execute immediately after the completion of a R-phase without releasing the bus (i.e., back-to-back execution of R and A-phases on the same core).

Such assumptions limits the applicability of the analysis.

- > Not applicable to systems that cannot comply with the assumption back-to-back execution of R and A-phases.
- > Not applicable to systems that use other bus arbitration policies.

Possible Solution




Ongoing work

- > We have formulated the bus-contention analysis for FCFS bus arbitration. Unlike the existing work, we do not enforce the assumption of back-to-back execution of R and A-phases.
- > We are currently working on the bus-contention analysis for round-robin bus arbitration and analyzing the impact of slot size on the bus-contention and schedulability analysis.
- Furthermore, we are also working on the bus-contention analysis for processor-priority bus arbitration by assuming the global memory preemptions, a concept that was introduced by Schwäricke (ECRTS 2020) [4].



Ongoing work

> We also identified the issues that may arise when the bus-arbitration policy is fixed-task priority. For instance, what can happen if the highest-priority task and lowest-priority task are mapped on the same core.



CISTER – Research Centre in Real-Time & Embedded Computing Systems

June 4, 2021

Conclusion

- In this work, we discuss the problem of bus-blocking in the 3-phase task model under partitioned scheduling.
- > We identified the open issues that have not been addressed in the state-of-the-art.
- Finally, we highlighted the possible directions and ongoing work to address the open issues.

References

[1] C. Maia, G. Nelissen, L. M. Nogueira, L. M. Pinho, and D. G. Prez, "Schedulability analysis for global fixedpriority scheduling of the 3-phase task model," in RTCSA 2017, 23rd IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, Hsinchu, Taiwan, August, 16-18 2017.

[2] D. Casini, A. Biondi, G. Nelissen and G. Buttazzo, "A Holistic Memory Contention Analysis for Parallel Real-Time Tasks under Partitioned Scheduling," 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2020, pp. 239-252.

[3] Jatin Arora, Cláudio Maia, Syed Aftab Rashid, Geoffrey Nelissen and Eduardo Tovar, "Bus-Contention Aware Schedulability Analysis for the 3-Phase Task Model with Partitioned Scheduling", in the 29th International Conference on Real-Time Networks and Systems (RTNS'21) (Accessed on 28/04/2021. URL: <u>https://easychair.org/publications/preprint/gdNJ</u>.

[4] Schwäricke, Gero & Kloda, Tomasz & Gracioli, Giovani & Bertogna, Marko & Caccamo, Marco. (2020). Fixed-Priority Memory-Centric Scheduler for COTS-based Multiprocessors. 10.4230/LIPIcs.ECRTS.2020.24.



Thank You!

CISTE Real-T

CISTER – Research Centre in Real-Time & Embedded Computing Systems

June 4, 2021

4