Code generation for multi-phase tasks on a multi-core distributed memory platform

Frédéric Fort¹, Julien Forget ¹, Claire Pagetti²

¹Univ. Lille, Inria, CNRS, Centrale Lille, UMR 9189 CRIStAL, Lille, France firstname.lastname@univ-lille.fr

²Onera, Toulouse, France claire.pagetti@onera.fr







Outline




2 A question of semantics: synchronous real-time with Prelude

3 Code generation for distributed memory

4 Conclusion

Problem: memory bottleneck and its impact on WCET



- Shared memory on multicore \Rightarrow bus contentions;
- Bus contentions \Rightarrow delays, hard to predict;
- \Rightarrow Overly pessimistic WCET.

Solution: multi-phase tasks

PRedictable Execution Model (PREM)

Main idea: decouple computation from communication.

- Tasks are split into several phases;
- Computation phases do not access shared memory;
- Communication phases contend for the bus;
- $\Rightarrow\,$ No need to account for contentions in WCET of computation phases.

In this work we consider the AER 3-phase model:

- Acquisition of inputs;
- Execution (computation);
- Restitution of outputs.

«- 4 / 30 -»

Related works

Difficulty: writing PREM-compliant code is unintuitive.

In the litterature, we find works on:

- Schedulability analysis;
- OS/HW support;
- Source refactoring for legacy code;
- C compiler support.

Our contribution: AER code generation

Contribution

A compiler from synchronous code, in Prelude, to multi-task AER code.

- Input: synchronous data-flow + real-time constraints;
- Output: C code, multi-task;
- Automated code generation.

Benefits:

Programmer abstracts from low-level details:

- Task synchronizations;
- Memory transfers;
- ② Easy PREM vs non-PREM comparison.

Outline




2 A question of semantics: synchronous real-time with Prelude

3 Code generation for distributed memory

4 Conclusion

Synchronous reactive programming



- Control a device in its physical environment;
- Acquire inputs Compute Produce Outputs \Rightarrow loop.

«- 8 / 30 -»

The synchronous data-flow model

- Program behaviour = succession of instants (reactions);
- Synchronous hypothesis: computations complete before the next instant;
 - \Rightarrow We can ignore the duration of an instant;
 - \Rightarrow Behaviour described on a logical time scale;
- Expressions and variables = flows (infinite sequences);
- **Clock** of a flow = its logical time scale.

Example: a simple Lustre program

Example

```
node simple(i,j: int; c: bool) returns (o,p: int; q: int when c)
let
    o=i+j;
    p=0 fby (p+1);
    q=i when c;
tel
```

i	1	3	5	7	9
j	2	2	4	4	3
с	Т	Т	F	Т	F
0	3	5	9	11	12
р	0	1	2	3	4
q	1	3		7	

Example: a simple Lustre program

Example

```
node simple(i,j: int; c: bool) returns (o,p: int; q: int when c)
let
    o=i+j;
    p=0 fby (p+1);
    q=i when c;
tel
```

i	1	3	5	7	9
j	2	2	4	4	3
с	Т	Т	F	Т	F
0	3	5	9	11	12
р	0	1	2	3	4
q	1	3		7	

What about real-time constraints?

Debunking the zero-time myth

Misleading claims:

- An instant takes zero time?
 - Only an idealized model, computation still does take time;
 - The synchronous hypothesis must be validated by a WCET analysis;
- Inputs, computations, outputs, within an instant are simultaneous?
 - From a logical time point-of-view, indeed;
 - However, execution order, within an instant, must respect data-dependencies: **causality**.

Debunking the zero-time myth

Misleading claims:

- An instant takes zero time?
 - Only an idealized model, computation still does take time;
 - The synchronous hypothesis must be validated by a WCET analysis;
- Inputs, computations, outputs, within an instant are simultaneous?
 - From a logical time point-of-view, indeed;
 - However, execution order, within an instant, must respect data-dependencies: **causality**.

Can we mix logical time with real-time?

Synchronous model vs AER model

- In the synchronous model, data-dependencies are explicit:
 - Tasks have no side-effects;
 - No implicitely shared state;
- All inputs must be available before task execution starts;
- All outputs are produced at task completion;
- \Rightarrow Synchronous model: a natural fit for the AER model.


Synchronous model vs AER model

- In the synchronous model, data-dependencies are explicit:
 - Tasks have no side-effects;
 - No implicitely shared state;
- All inputs must be available before task execution starts;
- All outputs are produced at task completion;
- \Rightarrow Synchronous model: a natural fit for the AER model.

Ok, but what about real-time constraints?

The multi-rate synchronous model in Prelude

Duration of instants




- Different logical time scales ⇒ different durations for instants;
- Real-time serves as a reference between different logical time scales.

Relaxed synchronous hypothesis

Computations complete before next activation (as good ol' Liu&Layland).

Julien Forget (CRIStAL, Lille) Code generation for AER tasks on a distributed memory platform

Simple multi-rate example



Multi-rate communications: rate transition operators

Example


```
node sampling(i: rate (10, 0)) returns (o)
    var vf, vs;
let
    (o, vf)=F(i, (0 fby vs)*^3);
    vs=S(vf/^3);
tel
```

date	0	10	20	30	40	50	60	70	80	
vf	vf ₀	vf ₁	vf ₂	vf ₃	vf4	vf ₅	vf ₆	vf7	vf ₈	
vf/^3	vf ₀			vf ₃			vf ₆			
VS	vs ₀			vs_1			<i>vs</i> ₂			
0 fby vs	0			<i>vs</i> 0			vs_1			
(0 fby vs)*^3	0	0	0	vs ₀	vs ₀	vs ₀	vs_1	vs_1	vs_1	

«- 15 / 30 -»

Communication semantics: latest-value


- Output data is available at job completion;
- No inter-task synchronizations.



- Advantage: easy to implement;
- Inconvenient: functional behaviour depends on schedule.

Communication semantics: Logical Execution Time (LET)


• Output data is available at job deadline.



- Advantage: no synchronizations needed, deterministic;
- Inconvenient: potentially huge end-to-end latencies.

Communication semantics: causal communications

- Output data is available at job completion
- Precedence constraints between dependent tasks.




- Advantage: deterministic, lower latencies;
- Inconvenient: harder schedulability analysis and implementation.

Prelude relies on causal communications.

Causal communications: induced constraints

Conditions to respect the causal semantics:

- **(**) Consumer starts after producer ends \Rightarrow precedence constraints;
- **2** Do not overwrite data before consumer ends \Rightarrow buffer copies.



Outline




A question of semantics: synchronous real-time with Prelude

3 Code generation for distributed memory

4 Conclusion

«- 20 / 30 -»

Target hardware model




Distributed memory architecture


Local memory (\mathcal{M}_i)


- Contention-free;
- Private to a CPU;
- Implemented with:
 - Cache;
 - Scratchpad
 - ...


Shared memory (\mathcal{M}_G)

- Subject to contentions;
- Inter-core communication.










Simplification 1: Sensors/Actuators have no A-/R-phase Simplification 2: E-phases handle **colocated** communications



Simplification 1: Sensors/Actuators have no A-/R-phase Simplification 2: E-phases handle **colocated** communications Simplification 3: Remove redundant data-dependencies

Code generation: non-PREM

```
void C()
                                                             1
                                                                  void A()
 2
                                                             2
      ſ
                                                                  Ł
 з
                                                             з
         int a_loc=A_C_buf;
                                                                    int a_loc = A();
 4
         int b_loc;
                                                             4
 5
                                                             5
                                                                    if (must write A C())
 6
                                                                       A_C_buff=a_loc;
         if(must_change_B_C())
                                                             6
 \frac{7}{8}
                                                             7
           b loc=B_C_buff[next_cell()];
                                                                  3
 9
         C D buf = C(a loc, b loc);
10
      3
```

- X_X_buff: global shared variable;
- x_loc: local variable;
- must_*_X_Y: multi-periodic communication protocol.

Code generation: PREM

```
void C_A()
 1
 \mathbf{2}
      ſ
 3
         wait sem(sem A C):
 4
 5
         if (must_wait_B_C())
 6
           wait sem(sem B C):
 \overline{7}
 8
         a_loc = read_val(A_C_buff);
 9
10
         if(must_change_B_C())
11
           b_loc = read_val(B_C_buff);
12
      }
13
14
      void C_E()
15
      ſ
16
         c out = C(a loc, b loc):
17
18
        C_D_buff = c_out;
19
20
         post_sem(sem_C_D);
21
      3
```

```
void A_E()
{
    a_out = A();
}
void A_R()
{
    if (must_write_A_C())
        write_val(A_C_buff, a_loc);
    if (must_post_A_C())
        post_sem(sem_A_C);
}
```

1

2

3

4

 $\mathbf{5}$

6

7

8

9

10

11

12

13

Code generation: PREM

```
void C_A()
 1
                                                            1
 2
      ſ
                                                            2
 3
        wait sem(sem A C):
                                                            3
 ^{4}
                                                            4
 5
        if (must_wait_B_C())
 6
           wait sem(sem B C):
                                                            6
 \overline{7}
                                                            7
 8
                                                            8
        a loc = read_val(A_C_buff);
 9
                                                            9
10
        if (must_change_B_C())
                                                           10
11
           b_loc = read_val(B_C_buff);
                                                           11
12
      }
                                                           12
13
                                                           13
14
      void C_E()
15
      ſ
16
        c out = C(a loc, b loc):
17
18
        C_D_buff = c_out;
19
20
        post_sem(sem_C_D);
21
      ľ
```

- X_X_buff located in \mathcal{M}_G ;
- x_{loc} located in \mathcal{M}_i ;
- read_val/write_val: do $\mathcal{M}_{\mathcal{G}} \leftrightarrow \mathcal{M}_{i}$ transfer;

void A E()

void A R()

a out = A():

if (must_write_A_C())

if (must_post_A_C())

post_sem(sem_A_C);

write val(A C buff, a loc):

ſ

3

ſ


}

Code generation: PREM

```
void C_A()
 1
                                                                  void A E()
                                                            1
 2
      ſ
                                                            2
                                                                  ſ
 3
        wait sem(sem A C):
                                                            3
                                                                    a_out = A();
 ^{4}
                                                                  3
                                                            4
 5
                                                            \mathbf{5}
        if (must_wait_B_C())
 6
           wait sem(sem B C):
                                                            6
                                                                  void A R()
 \overline{7}
                                                            7
                                                                  ſ
 8
        a_loc = read_val(A_C_buff);
                                                            8
                                                                    if (must_write_A_C())
 9
                                                            9
                                                                      write val(A C buff, a loc):
10
        if (must_change_B_C())
                                                           10
11
           b_loc = read_val(B_C_buff);
                                                           11
                                                                    if (must_post_A_C())
12
      }
                                                           12
                                                                      post_sem(sem_A_C);
13
                                                           13
                                                                  }
14
      void C_E()
15
      ſ
16
        c out = C(a loc, b loc):
17
18
        C_D_buff = c_out;
19
20
        post_sem(sem_C_D);
21
      3
```

sem_X_Y: binary semaphore for synchronization;

Experimental setup: hardware




- On FPGA;
- Can switch between scratchpad and cache memories.

Experimental setup: software

- Rosace case-study (longitudinal flight controller);
- Measured speedup between:
 - PREM + scratchpad private memory;
 - Non-PREM + cache private memory;
- Both codes generated by the Prelude compiler (two options);
- Shared RAM artificially slowed down.

«- 26 / 30 -»

Results: PREM speedup (vs non-PREM)



«- 27 / 30 -»

Outline



2 A question of semantics: synchronous real-time with Prelude

3 Code generation for distributed memory



Summary

- The synchronous model is a natural fit for AER;
- The relaxed synchronous model is a natural fit for implicit-deadline tasks;
- Extending Prelude for AER code generation is...natural;
- Advantages:
 - Spares error-prone low-level concerns;
 - Enables easy PREM vs non-PREM comparison.

Semantics matters.

References



J. Forget.

Prelude: programming critical real-time systems. https://www.cristal.univ-lille.fr/~forget/prelude.html.



F. Fort and J. Forget.

Code generation for multi-phase tasks on a multi-core distributed memory platform. In 2019 IEEE 25th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'19), pages 1–6. IEEE, 2019.



C. Pagetti, J. Forget, H. Falk, D. Oehlert, and A. Luppold. Automated generation of time-predictable executables on multi-core. In *RTNS 2018*, Proceedings of the 26th International Conference on Real-Time Networks and Systems, POITIERS, France, Oct. 2018.