



WCET Analysis of Real-Time Systems with Shared TDMA Buses

Existing Techniques to Estimate the Worst-Case Execution Time (WCET)

Analysed Program




Worst-case Path Without Feasible Path Analysis



$$WCET = BB1 + BB2 + BB3 + BB4 + BB5$$

Worst-Case Path With Semantic Analysis




$$WCET = \max\{(BB1 + BB2 + BB3 + BB5), (BB1 + BB3 + BB4 + BB5)\}$$

Contribution: Combine semantic analysis and shared TDMA bus analysis to enhance the WCET estimation

1. Time Division Multiple Access (TDMA)

Core A viewpoint:




- ▶ TDMA: a time triggered arbitration policy for a shared bus
 - ▶ acc access time of granted requests
 - ▶ Waiting time to grant requests $T \in [0, \pi - (\sigma - acc)]$
 - ▶ $Offset = absolute\ time \bmod \pi$
- Pessimistic approach:** $Worst-Case(T) = \pi - (\sigma - acc)$

2. Satisfiability Modulo Theory for WCET

↳ Satisfiability Modulo Theories (SMT)

encoding:

- ▶ b_i "true" if the basic block i is executed
- ▶ $t_{i,j}$ "true" if the transition block $i \rightarrow$ block j is taken
- ▶ $c_{i,j}$ execution time at the transition block $i \rightarrow$ block j
- ▶ $off_{i,j}$ offset at the transition block $i \rightarrow$ block j



↳ Assumptions:

- ✓ No loops. No recursive function calls
- ✓ Fully Timing Composable Architectures

"How to compute worst-case execution time by optimization modulo theory and a clever encoding of program semantics" Henry et al. LCTES2014


3. Satisfiability Modulo Theory for TDMA

```
define-fun tdma_access ( $T_{entry}$ ,  $offset$ )
{
  if ( $0 \leq offset \leq (\sigma - acc)$ )
    return  $T_{entry} + acc$ 
  else
    return  $T_{entry} + (\pi - offset) + acc$ 
}
```

```
define-fun tdma_offset ( $offset$ )
{
  if ( $0 \leq offset \leq (\sigma - acc)$ )
    return  $offset + acc$ 
  else
    return  $acc$ 
}
```

4. Proof of Concept on an Example

- ▶ Each *load* and *store* requests an access to the shared bus.
- ▶ *load* and *store* are put in separate basic blocks.
- ▶ Control Flow Graph obtained with the LLVM framework.



SMT Formula:

$$(cmp = (y < 0))$$

$$\wedge (t_{1.5} = b_1 \wedge cmp)$$

$$\wedge (t_{1.2} = b_1 \wedge \neg cmp)$$

$$\wedge \dots$$

$$\wedge (b_5 = t_{1.5} \vee t_{4.5})$$

$$\wedge \dots$$

$$\wedge (c_{6.7} = \mathit{tdma_access}(c_{5.6}, \mathit{off}_{5.6}))$$

$$\wedge (\mathit{off}_{6.7} = \mathit{tdma_offset}(\mathit{off}_{5.6}))$$

$$\wedge \dots$$

$$\wedge (c_{7.8} = c_{6.7} + T_{b7})$$

$$\wedge (\mathit{off}_{7.8} = (\mathit{off}_{6.7} + T_{b7}) \bmod \pi)$$

$$\wedge \dots$$

$$\wedge (ET = (\mathit{ite} \ t_{8.9} \ c_{8.9} \ c_{5.9}))$$

★ Results:

- ▶ $\pi = 6, \sigma = 2, 1\ instruction = 1\ cycle$
- ▶ Pessimistic Approach **19 cycles**
- ▶ Offset-based Approach **15 cycles**

Using an SMT-solver,
Find the smallest X :
 $ET > X$ is unsatisfiable.

