


# Interference Analysis on Kalray MPPA-256

## Kalray MPPA-256: A Many-core Processor\*




Massively parallel processor with low power consumption and a predictable design

\* 2<sup>nd</sup> generation code-named *Bostan*

### 1. Dependent Task Graph Model


- Represented as a **D**irect **A**cyclic **G**raph
- Execution order constrained by task dependencies



→ **Applications:** automotive, avionics,...

In static scheduling, tasks are released only after all their dependencies finish

### 2. Interference Effects




→ **Observations**

- Task  $\tau_0$  runs alone on the processor without a penalty
- Tasks  $\tau_1$  and  $\tau_2$  run concurrently and interfere

⚠ Interference depends on *release dates* and *response times*

### 3. Sources of Interference



- 1 Preemption from higher priority tasks
- 2 **C**ache **R**elated **P**reemption **D**elay due to changes of cache contents
- 3 Bus interference depending on the arbitration policy

→ **Response Time Equation**

Considering a task set  $\Gamma = \{\tau_0, \dots, \tau_n\}$

$$\forall i: R_i = \text{WCET}_i + \underbrace{I^{\text{CORE}}(\mathcal{R}, \Theta)}_{\text{Time in isolation}} + \underbrace{I^{\text{CRPD}}(\mathcal{R}, \Theta)}_{\text{Interference due to preemption}} + \sum_{b \in \{b_0, \dots, b_{15}\}} \underbrace{I_b^{\text{BUS}}(\mathcal{R}, \Theta)}_{\text{Bus interference on memory bank } b}$$

Response time of task  $\tau_i$

Response times of  $\Gamma$   
 $\mathcal{R} = \{R_0, \dots, R_n\}$

Release dates of  $\Gamma$   
 $\Theta = \{rel_0, \dots, rel_n\}$

→ **Assumptions**

- Non-preemptive static scheduling:  $I^{\text{CORE}} = I^{\text{CRPD}} = 0$

### 4. Response Time Analysis Framework

