Worst Case Execution Time Estimation

Pascal Raymond

Verimag-CNRS

MOSIG - Embedded Systems

Introduction _____

Program correction

- A reactive system is correct if:
 - \hookrightarrow it computes the right outputs (functionality)
 - \hookrightarrow it reacts fast enough (real-time)
- Synchronous approach addresses mainly the 1st problem (functionality) while guarantying that the 2nd will be solvable

Goal of this course

- Brief state of the art in timing analysis, according two topics:
 - \hookrightarrow hardware analysis (overview, deserve a whole course !)
 - \hookrightarrow software analysis (feasibility)
- Then focus on the particular case of Synchronous Programs, trying to *exploit* their specificities

Timing analysis

- The whole reaction of the program must respect the real-time constraint i.e. must be faster than any significant modification of the environment
- A reaction includes not only computation but also:
 - \hookrightarrow inputs acquisition and outputs transfer,
 - \hookrightarrow depends on physical and electronic devices (sensors, actuators, buses ...)
 - ↔ The full problem is called: *Worst Case Reaction Time estimation* (WCRT)
- Moreover, computation may not be sequential:
 - \hookrightarrow multi thread implementation, on single or multi core
 - ↔ The general problem is referred as *Schedulability Analysis*
- However, there is (mandatory) basic problem:
 - → Estimate the Worst Case Execution Time (WCET) of a (piece of) purely sequential code, running on a particular hardware architecture





- Dynamic methods (test) give realistic, feasible exec. times , but are not safe
- Static methods (WCET analysis) give guaranteed upper bound to exec. time, but necessarily over estimated

Main sources of over-approximation	
• Hardware:	
\hookrightarrow precise modeling of hardware state is impossible in practice	
\hookrightarrow abstractions (simplifications) are necessary	
\hookrightarrow these abstractions MUST be pessimistic, in order to get a safe upper bound	
But also Software:	
\hookrightarrow Some execution of the code are infeasible, because of the program semantics	
(and/or also some assumptions we have on the inputs)	
\hookrightarrow Considering infeasible executions may lead to a false WCET	
Introduction	_ 4/47
WCET estimation: overview	
The timing analysis problem	
• given a binary code,	
 and a (more or less) precise model of the hardware (processor, memory) 	
 found an upper bound of its execution time (given in cpu cycles) 	
The "right" structure to start with: Control Flow Graphs (CFG)	
 Identify Basic Blocks (BB): 	
\hookrightarrow purely sequential piece of code	

• Represent the control flow with transitions connecting the BB



Classical WCET tool organization

Micro-architecture analysis

- Control Flow Graph (CFG) construction
 - → Basic Blocks of sequential instructions (one entry, one exit)
 - \hookrightarrow Connected by edges (contol flow)
- Assign a local WCET to each BB/edge requires model of the processor/hardware
 - \hookrightarrow instruction specification
 - \hookrightarrow hardware state (pipeline)
 - \hookrightarrow flow history (caches) etc.
 - \hookrightarrow N.B. given in cpu cycles



Classical WCET tool organization

Value analysis

- i.e. Data-Flow Analysis
- focus on program semantics:
 which execution paths are feasible ?
- Must at least provide loop bounds
- In general performed at source level (C):
 - → May take into account user informations
 (e.g. input ranges, input exclusions etc.)
 - → Raise a transfer problem between C and bin (traceability)
 - \hookrightarrow Strongly depends on the compilation



Classical WCET tool organization _____

Classical WCET tool organization _____

Path analysis

- Search Worst Execution Path (WEP) in the CFG according to:
 - \hookrightarrow Local weights provided by μ -archi analysis
 - \hookrightarrow Flow facts provided by Value analysis
- Algorithms: graph traversal possible...
- Most widely used: Implicit Path Enumeration Technique (IPET)
 - → Encode the WP as an optimization problem:
 an Integer Linear Program (IPL)



In the following ...

- Introduction to micro-architecture analysis:
 - \hookrightarrow why it becomes technically hard ...
 - \hookrightarrow notion of (un)predictable architecture
 - \hookrightarrow example of μ -archi analysis: memory cache
- Quick overview of loop-bounds analysis:
 - \hookrightarrow why it is theoretically complex (halting problem)
 - \hookrightarrow classical (necessarily naive) solutions
- Path analysis:
 - \hookrightarrow The Implicit Path Enumeration Technique
 - \hookrightarrow notion of infeasible paths and relation with data-flow analysis
- Finally: WCET for (synchronous) programs

Classical WCET tool organization ____

Micro-Architecture Analysis

Goal

- find an upper bound to the execution time of a Basic Block (purely sequential piece of binary code)
- idem for a transition

Analysing the binary instructions, the good old time...

- until the 80's, processors where (mostly) time predictable, e.g. MC68000:
 - \hookrightarrow instruction (according to the user manual):

WCET(ADD.L #5, D0) = 10 cpu cycles

 \hookrightarrow sequence:

WCET(instr1 ; instr2) = WCET(instr1) + WCET(instr2)

- \hookrightarrow branching penalty, e.g. bne 0x00EF42: taken: +4 penalty not taken: -2 penalty
- \hookrightarrow finally: not "exact" (e.g. instruction fetch pipeline), but fairly precise ...

_____ 10/47

Analysing the binary instructions, nowadays	
• Nowadays: the "additive" principle is <i>false</i> even for very "simple" architecture:	
\hookrightarrow complex (micro)-instruction pipeline (3/4 instructions in parallel)	
\rightarrow branch prediction in pipeline: big penalty when the "guess" is wrong	
\rightarrow moment eaches: I OAD (STOPE may be 10 times factor if the address is in	
cache (hit) or not (miss)	
\rightarrow even more complicated with several cache layers 1	
Even Time depends on the precise state of the architecture	
• Exec time depends on the precise state of the architecture $()$ WCET(HWS instra) (WCET(HWS instra))	
$\rightarrow \text{WGET}(\text{AWS}, \text{IISUT}, \text{IISU2}) = \text{WGET}(\text{AWS}, \text{IISUT}) + \text{WGET}(\text{AWS}, \text{IISU2})$	
\rightarrow where $AWS = Post(AWS, Instri)$	
• In practice:	
\rightarrow The number of actual <i>HWS</i> is untractable	
\hookrightarrow Need to abstract (simplify) while keeping safe (over-approximation)	
Micro-Architecture Analysic	12/17
	12/71
Analysing the binary instructions, nowadays (cntd)	
Analysing the binary instructions, nowadays (chid)	
"monotonicity principle"	
\rightarrow AHS = abstract = set of (concrete) HWS	
\leftrightarrow WCET(<i>AHS</i> , instr1; instr2) \leq WCET(<i>AHS</i> , instr1) + WCET(<i>AHS</i> ', instr2)	
\rightarrow where $AHS' \supseteq \cup Post(HWS, instr1) s.t. HWS \in AHS$	
• A BIG problem: timing anomalies	
→ there exist machines s.t. MONOTONICITY DOEST NOT HOLD	
 The local WCET does not lead to global WCET Example: speculation anomaly read x: if cond then B also C(x) 	
★ Example: speculation anomaly read x, if cond then b else C(x)	
pred. miss B canceled	
cache hit read x B canceled	
cache hit <u>read x</u> <u>(eval cond</u>) <u>(prefetch B</u>	
cache hit read x <i>eval cond</i> <i>prefetch B</i> <i>C</i>	
cache miss	
cache hit read x cache miss B canceled eval cond prefetch B cache miss read x eval cond	
cache hit read x eval cond prefetch B cache miss read x eval cond C	
cache hit $read x$ eval cond prefetch B c cache miss $read x$ eval cond c c c c c c c c c c	
cache hit $read \times read \times read$	
$\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ $	10/47

Analysing the binary instructions, nowadays (cntd)
Classification of architectures:
\hookrightarrow from. Wilhelm et al., Memory Hierarchies, Pipelines and Buses for Future
Architectures in Time-critical Embedded Systems, IEEE TCAD, Jul. 2009
→ Timing Compositional
 No timing anomalies, e.g. ARM7
\hookrightarrow Compositional with bounded effects
 Timing anomalies limited (i.e anomalies do not cross branches)
 * e.g. (probably) TriCore
→ Non-compositional
* Timing anomalies with observed <i>domino effect</i> (i.e anomalies cross branches)
* e.g. PPC 755
Micro-Architecture Analysis 14/47

Modern archi vs (hard) Real-time

- Most of advanced features improve *average* execution time but make *worst case* highly unpredictable
- Hard-real time domains try to use only *Timing Compositional* architecture (perhaps with bounded effects)

n.b. It is often possible to *disable* unpredictable features (e.g. branch prediction)

• However, analysing features like pipeline and memory caches is mandatory to get realistic (not too pessimistic) estimation.



Cache and WCET analysis

- HIT costs much less than MISS
- Supposing MISS all the time is safe but far too pessimistic
- For any memory access in the program:
 - \hookrightarrow if one can *prove* that it is necessarily a *HIT*, count a HIT
 - \hookrightarrow otherwise count a *MISS* (even if it may be a HIT: over-approximation)
- is it possible to predict HIT/MISS ?

Predictability of caches

- Characteristics of a simple cache:
 - → Fully Associative caches: any line of the memory can be stored in any line of the cache
 - → Least Recently Used replacement policy: in case of miss, the evicted line is the least recently accessed one
- With these properties, the cache behavior is highly predictable:
 - \hookrightarrow Suppose that the cache has 4 lines,
 - \hookrightarrow and that the program has just accessed 4 different memory lines a, then b, then c, then d, then whatever is the initial state of the cache, we know that:
 - * the cache contains a, b, c, d,
 - * the LRU line, that will be replaced in case of miss, is a (and then b, c etc).

Micro-archi analysis: memory cache example ____

__ 18/47

Concrete State of a LRU cache

- A state is a function $\mathcal{C}: C \to L \cup \emptyset$
 - $\hookrightarrow C = 1 \cdots k$ is the set of cache line indices
 - $\hookrightarrow L = 1 \cdots n$ is the set of memory line indices
 - $\hookrightarrow \emptyset$ denotes an empty cache line (very initial state only)
- Age of cache line:
 - \hookrightarrow cache lines are sorted from most recently used (1) to least recently used (k)
 - \hookrightarrow in case of *MISS*, lines are shifted:



- Notation: C' = up(C, a) (the update of cache C after access a)
- n.b. "behavioural" modeling, in real hardware lines don't move but are re-numbered !

Uncertainty in cache analysis when analysing a piece of code: \hookrightarrow the starting state is (in general) not precisely known \hookrightarrow even if it is known, the code may result in several possible states \hookrightarrow example (with a 4-lines cache): if (access(a)) { 2 3 4 access(b); • beginning, cache is access(c); ? ? ? ? elseaccess(b); 1 2 З 4 access{a}; • end of "then" branch, cache is ? access(c); с b а } access(d); 2 3 4 1 access(e); • end of "else" branch, cache is access(a); //HIT or MISS ? с а b ? last access (a) may be a HIT or a MISS... \hookrightarrow safe approximation: count a MISS how to represent uncertainty ? 20/47Micro-archi analysis: memory cache example _

Abstract State of a LRU cache

- What a (safe) abstraction must satisfy:
 - \hookrightarrow abstract state = a set of concrete state ($\mathcal{A} = \{\mathcal{C}\}$)
 - \hookrightarrow abstract union, when merging abstract states:
 - $\mathcal{A} \cup \mathcal{A}' = \{\mathcal{C}\} \cup \{\mathcal{C}'\}$

 \hookrightarrow abstract update:

$$\mathcal{A}' = \operatorname{Aup}(\mathcal{A}, a) \quad \Rightarrow \quad \mathcal{A}' \supseteq \bigcup_{\mathcal{C} \in \mathcal{A}} \operatorname{up}(\mathcal{A}, a)$$

 \hookrightarrow HIT-preserving:

 $access(a) ext{ is HIT in } \mathcal{A} \ \Rightarrow \ orall \mathcal{C} \in \mathcal{A} \ access(a) ext{ is HIT in } \mathcal{C}$





Loop bounds Analysis _____

Goal

- find an upper bound for the umber of time each back-edge in the CFG can be taken
- strongly related to the HALTING problem, and thus undecidable (in general)

The classical Collatz problem

```
void collatz(int n){
    assert(n > 0);
    while (n != 1) {
        if (n & 1)
            n = 3 * n + 1;
        else
            n = n / 2;
    }
}
```

- It is widely believed that this program halts for any n
- But nobody knows how to prove it (for now, and probably for a long time ...)

 The general approach: termination analysis Handles any kind of "loops" (recursion, for, while) Tries to find a decreasing measure of the loop Hardly (fully) automatic 	
 Pragmatic approach: the program is supposed to be real-time, thus the loops must be bounded by some <i>simple</i> decreasing measure. A classical solution: → let i1, i2, etc. be the <i>numerical local variables</i> i.e. appearing in the loop condition and the loop body → search for a linear combination ∑ α_kik that decrease at each iteration of the loop Works well for simple for and while loops 	
Loop bounds Analysis	_ 26/47
<pre>Examples of simple decreasing sequences • basic for (or equivalent while) int i; for (i = 0; i < n; i++) { foo (); } int i = 0; while (i < n) { foo (); i++; }</pre>	

 Involves/uses all the techniques of static program analysis, in particular abstract interpretation Deserves a whole course !
 Note: these techniques are also used in micro-architecture analysis (cf. cache analysis)
Loop bounds Analysis 28/47
Deth Analysis, the Investigit Deth Environmention Techniques
Path Analysis: the implicit Path Enumeration Technique
Integer Linear Programming
 LP (Linear Programming) is a branch of Operational Research field
Input:
\hookrightarrow a set of linear constraints over rational variables, i.e. $AX \leq B$
\hookrightarrow a linear objective function to maximize (or minimize), i.e. MAX $f(X)$
Output:
\hookrightarrow an optimal valuation $ec{v}$, such that $Aec{v}\leq B$ and $f(ec{v})$ is maximal (resp. minimal)
 State of the art (family of) algorithm: the simplex
ILP is similar, but variables are integers
\hookrightarrow Theoretically strictly more complex
\hookrightarrow However works well in many cases
Path Analysis: the Implicit Path Enumeration Technique29/47

Conclusion: loop (and value) analysis in general



Interest of ILP

- It handles "naturally" the problem of loops ...
- however, a "simple" graph-based traversal algorithm can do the same !
- A simple graph-based algo
- Trivial for well-nested loops (MAX/PLUS),
- Less trivial otherwise, but possible.
- Well-nested program: $prg ::= e \mid prg; prg \mid prg + prg \mid (prg)^n$
- Algo:

$$\begin{aligned} \mathcal{W}(e) &= w_e \\ \mathcal{W}(p_1; p_2) &= \mathcal{W}(p_1) + \mathcal{W}(p_2) \\ \mathcal{W}(p_1 + p_2) &= \mathsf{MAX}(\mathcal{W}(p_1), \mathcal{W}(p_2)) \\ \mathcal{W}(p^n) &= n * \mathcal{W}(p) \end{aligned}$$

Adding extra constraints

- ILP becomes (really) useful when *extra constraints* can be added, that reflect *known properties* on feasible paths
- Example (C-code for simplicity):

```
if (init) { /*a:26*/ }
                                • branch b cannot be taken more than n/2 times:
else { /*d:15*/ }
                                   \hookrightarrow easy to express in ILP: b \leq n/2, i.e. b \leq 5
/*g:7*/
for ( i =0; i<n; i++){
  /*h:5*/
                                • if b is taken, c cannot be taken
  if (i < n/2) {
    /* b:72*/
                                   \leftrightarrow less obvious, but: b + c \leq n, i.e. b + c \leq 10
    cond = false;
   else {
                                • ILP system + extra constraint reach optimal solution for:
     /*e:50*/
                                   \hookrightarrow a = g = p = 1, d = 0, h = k = 10,
  if (cond){
                                      b = c = e = f = 5
    /*c:68*/
  } else {
                                   \hookrightarrow 26 + 7 + 7 + 10 * (5 + 5) + 5 * (72 + 50 + 68 + 32) = 1250
    /*f:32*/
                                   \hookrightarrow enhancement (from 1540): 19%
  /*k:5*/
}
/*p:7*/
```

Path Analysis: the Implicit Path Enumeration Technique ____

Infeasibility properties: many problems...

- May or may not enhance the WCET estimate
 - \hookrightarrow does they concern "heavy" or "light" paths ?
- How to find them ?
- Is it possible and how to express them in ILP ?

Find infeasible path

- Hard problem, c.f. program analysis (NP-hard/even undecidable)
- Target (as far as possible) "heavy" paths
- Restrict to some patterns, e.g. pairwise condition exclusion

Express infeasibility in ILP (examples)

$$\begin{bmatrix} i & (init) \\ i & (init) \\ e & e & i \\ f & e & e & i \\ f & e & e & i \\ e & e & i & i \\$$

cond = false;

} else {
 cond = X[i];

} }

WCET and synchronous programming _

Complementarity

- Synchronous approach guarantees that programs are intrinsically real-time
 - \hookrightarrow execution time is bounded by construction, for any particular implementation on any particular architecture
- WCET estimation checks that the program implementation is actually real-time
 - \hookrightarrow tries to compute accurate and precise bound for the actual implementation
 - \hookrightarrow checks whether this bound is small enough to fulfill the real-time requirements

Synchronous program vs micro-architecture analysis

Micro-architecture analysis simple (and hopefully precise):

- no recursion, no dynamic allocation:
 - \hookrightarrow no heap, no (or very simple) stack...
 - \hookrightarrow makes memory access analysis simple (e.g. cache analysis)
- no (or very simple) loops, simple control structure (nested if-then-else):
 - \hookrightarrow makes control analysis simple (e.g. pipeline, branch prediction)

WCET and synchronous programming _

36/47

Synchronous program vs data analysis

- The simplest is the code, the simplest (and precise) is the analysis
- Features that make data (semantics) analysis difficult are absent:
 - \hookrightarrow no aliasing (pointers)
 - \hookrightarrow no complex loops (while)

Go further?

- A synchronous program has a global "infinite" behavior:
 - \hookrightarrow Explicit at the high-level (Lustre, Esterel)
 - \hookrightarrow Hard to (re)-discover at the step procedure level (C, binary)
 - \hookrightarrow Is it possible to exploit global properties of S.P. to enhance WCET estimation ?
 - \hookrightarrow Indeed: it strongly depends on the compilation scheme:
 - * high-level properties may or may not have influence on the generated code!
- Let see a typical example ...







- \hookrightarrow no chance to be obvious on the generated code
- In all cases, relatively "complex" properties:
 - \hookrightarrow infinite loop invariants, unlikely to be discovered by analysing C or bin code

Exploiting high-level properties

Several problems:

- How to relate HL properties and binary code ? (traceability)
- How to express properties in the (classical) IPET/ILP method ?
- How to automatically find the "interesting" properties ?

WCET and synchronous programming





