

# Compilation for cyber-security in embedded systems

Workshop SERTIF

Damien Couroussé CEA – LIST / LIALP; Grenoble Université Alpes damien.courousse@cea.fr



#### **PHYSICAL ATTACKS**

#### **Typology of attacks**

#### **Cryptanalysis**

Out of our scope

#### Passive attacks. side channel attacks

Observations: power, electro-magnetic, execution time, temperature, etc.

#### Active attacks. fault attacks

Over/under voltage, laser, ion beam, EM, clock glitches...

#### Reverse engineering

Hardware inspection: mechanical or chemical etching, scope observation... Software inspection: debug, memory dumps, code analysis... Using physical attacks: SCARE, FIRE...

#### Logical attacks

Not (yet) considered

Real world attacks are different from research literature

- First step. Global analysis, calibration of the attack bench(es), identification of weaknesses
- Second step. The textbook attack: a focused attack on a known weakness



# STATIC COMPILATION OF PROTECTIONS AGAINST FAULT ATTACKS



## AUTOMATED APPLICATION OF COUNTERMEASURES WITH STATIC COMPILATION





## COMPILATION OF A COUNTERMEASURE AGAINST INSTRUCTION SKIP FAULT ATTACKS







## **INSTRUCTION DUPLICATION WITH LLVM**



- Instruction selection
  - Force three-operands instructions
- Register allocation
  - Force the use of different registers for source and destination operands

add r0, r0, r1 => add r2, r0, r1

- Transformation passes
  - Transformation of non-idempotent instructions into a sequence of idempotent ones
- Instruction duplication
  - Straightforward. Could (should?) be executed *after* instruction scheduling

# <u>Ceatech</u>

## COMPILATION OF A COUNTERMEASURE AGAINST INSTRUCTION SKIP FAULT ATTACKS

- Attack model: faults, instruction skip
- Protection model: instruction redundancy
  - Formally verified countermeasure model [Moro et al., 2014]

Platform

STM32 F100: ARM Cortex-M3 Frequency: 24 MHZ Instruction Set: Thumb2

	Opt. level	Unprotected		Protected		Overhead		Moro et al [3]	
		exec. time	size	exec. time	size	exec. time	size	exec. time	size
Moro et al.'s AES	-O0	17940	1736	29796	3960	$\times 1.66$	$\times 2.28$		
	-01	9814	1296	18922	2936	$\times 1.92$	$\times 2.26$		
	-O2	5256	1936	9934	4184	$\times 1.89$	$\times 2.16$	$\times 2.14$	$\times 3.02$
	-O3	5256	1936	9934	4184	$\times 1.89$	$\times 2.16$		
	-Os	7969	1388	16084	3070	$\times 2.02$	$\times 2.21$		
MiBench AES	-O0	1890	6140	3502	13012	$\times 1.85$	$\times 2.12$		
	-01	1226	3120	2172	7540	$\times 1.77$	$\times 2.42$		
	-O2	1142	3120	2111	7540	$\times 1.85$	$\times 2.42$	$\times 2.86$	$\times 2.90$
	-O3	1142	3120	2111	7540	$\times 1.85$	$\times 2.42$		
	-Os	1144	3116	2111	7512	$\times 1.85$	$\times 2.41$		

#### **Experimental results for AES**

T. Barry, D. Couroussé, and B. Robisson "Compilation of a Countermeasure Against Instruction-Skip Fault Attacks," in Proceedings of the Third Workshop on Cryptography and Security in Computing Systems (CS2), 2016.

# DYNAMIC PROTECTION: CODE POLYMORPHISM



## COGITO: POLYMORPHIC RUNTIME CODE GENERATION

### Definition

Regularly changing the behavior of a (secured) component, at runtime, while maintaining unchanged its functional properties, with runtime code generation



# Ceatech

## COGITO: POLYMORPHIC RUNTIME CODE GENERATION

## Definition

- Regularly changing the behavior of a (secured) component, at runtime, while maintaining unchanged its functional properties, with runtime code generation
- Protection against physical attacks: side channel & fault attacks
  - polymorphism changes the spatial and temporal properties of the secured code
  - Compatible with State-of-the-Art HW & SW Countermeasures
- Protection against reverse engineering of SW
  - the secured code is not available before runtime
  - $\square$  the secured code regularly changes its form (code generation interval  $\omega$ )
- deGoal: runtime code generation for embedded systems
  - **—** fast code generation, tiny memory footprint



## **ILLUSTRATION**





Ceatech IMPACT OF POLYMORPHISM ON 1st ORDER CPA





## **IMPACT OF POLYMORPHISM ON CPA**

Effect of the code generation interval

#### **Reference implementation**

Polymorphic version,

code generation intervall: 500



#### Distinguish threshold = 39 traces

Distinguish threshold = 89 traces



## **IMPACT OF POLYMORPHISM ON CPA**



**Distinguish threshold > 10000 traces** 

Distinguish threshold = 89 traces



## IMPLEMENTATION

#### Reference version:



#### Polymorphic version, with COGITO:





## POLYMORPHIC SUBBYTES: FIRST IMPLEMENTATION

#### AES SubBytes: polymorphic loop

```
void subBytes compilette(cdg insn t* code, const byte* sbox addr, unsigned char* state addr)
    # [
        Begin code Prelude
        Type uint32 int 32
        Alloc uint32 rstate, rstatei, rsbox, rsboxi, i
       mv rsbox, #((unsigned int)sbox addr)
       noise load setup rsbox, #(256)
       mv rstate, #((unsigned int)state addr)
    1#
    /* insert [0; 32[ noise instructions */
    cdg gennoise ((((PRELUDE NOISE LEVEL - 1) << 4) & cdg rand()) >> 4);
    # [
        mv i, #(0)
        loop:
            lb rstatei, rstate, i
                                      //statei = state[i]
            lb rsboxi, rsbox, rstatei //sboxi = sbox[statei]
                                       //state[i] = sboxi
            sb rstate, i, rsboxi
                                                                        Side channel leakage of key data
            add i, i, #(1)
            bneq loop, i, #(16)
        rtn
        End
    1#;
```

<u>Ceatech</u>

# SUBBYTES: SAMPLES OF GENERATED MACHINE CODE

#### **Reference version**

#### Polymorphic instances

stmdb	sp!, {r4, r7}	stmdb	sp!, {r5, r6, r7,	<b>58,000 b r 10, r 1</b> 1	L,s <b>tø}</b> , {r4, r5, r6, r7	,st9m,db0, r11, li	r}sp!, {r4, r5, r6, r7	
movw	r2, #33380	movw	r12, #58220	movw	r12, #58220	movw	lr, #58220	
movt	r2, #2049	movt	r12, #2049	movt	r12, #2049	movt	lr, #2049	
movw	r0, #44	movw	r2 <i>,</i> #64	movw	lr, #0	subs	r2, r2, r2	
movt	r0, #8192	subs	r3, r3, r3	movw	r5, #64	movw	r8, #64	
movs	r4, #0	movt	r2, #8192	movt	r5, #8192	subs	r2, r2, r2	
ldrb	r1, [r0, r4] // statei = state[i]	subs	r3, r3, r3	ldr.w	r0, [r12, #128]	movt	r8, #8192	
ldrb	r3, [r2, r1] // sboxi = sbox[statei]	eor.w	r3, r3, r12	eor.w	r0, r0, r12	subs	r2, r2, r2	
strb	r3, [r0, r4] // state[i] = sboxi	ldr.w	r3, [r12, #43]	eor.w	r0, r0, r12	eor.w	r2, r2, lr	
addw	r4, r4, #1	eor.w	r3, r3, r12	adds	r0, r0, r0	ldr.w	r2, [lr, #152]	
cmp	r4, #16	movw	r9 <i>,</i> #0	adds	r0, r0, r0	ldr.w	r2, [lr, #250]	
bne.n	0x20000852	eor.w	r10, r10, r12	adds	r0, r0, r0	subs	r2, r2, r2	
ldmia.w	sp!, {r4, r7}	add.w	r10, r10, r10	adds	r0, r0, r0	subs	r2, r2, r2	
bx	lr	sub.w	r10, r10, r10	ldrb.w	r2, [r5, lr]	ldr.w	r2, [lr, #123]	
		ldr.w	r3, [r12, #207]	ldrb.w	r11, [r12, r2]	ldr.w	r2, [lr, #158]	
		eor.w	r10, r10, r12	strb.w	r11, [r5, lr]	eor.w	r2, r2, lr	
		eor.w	r10, r10, r12	movs	r7, #16	subs	r2, r2, r2	
		add.w	r10, r10, r10	addw	lr, lr, #1	movs	r5, #0	
Random	register allocation	ldrb.w	r0, [r2, r9]	стр	lr, r7	eor.w	r2, r2, lr	
Instructi	ion substitution	movs	r7, #16	bne.n	0x2000087c <tm< td=""><td>pld679449+44&gt;</td><td>r2, [lr, #245]</td></tm<>	pld679449+44>	r2, [lr, #245]	
		ldrb.w	r11, [r12, r0]	ldmia.w	sp!, {r4, r5, r6, r7	, r6, r7,aðds10, r11, lr}r2, r2, r2		
Insertio	n of noise instructions	strb.w	r11, [r2, r9]	bx	lr	ldrb.w	r0, [r8, r5]	
Instructi	ion shuffling	addw	r9, r9, #1			eor.w	r2, r2, lr	
	ion shurning	стр	r9, r7			eor.w	r2, r2, lr	
No code suppression		bne.n	0x20000894 <	tmp.6949+68>		eor.w	r2, r2, lr	
		ldmia.w	sp!, {r5, r6, r7,	r8, r9, r10, r11	L, lr}	ldrb.w	r4, [lr, r0]	
		bx	lr			subs	r2, r2, r2	
						strb.w	r4, [r8, r5]	

r2, r2, r2

subs

20



# Ceatech

{

}

## TIME DISPERSION OF THE LEAKAGE POINT

### AES SubBytes: polymorphic loop + shuffling

void subBytes\_compilette(cdg\_insn\_t\* code, const byte\* sbox\_addr, unsigned char\* state\_addr)

```
#[
  Begin code Prelude
  Type uint32 int 32
  Alloc uint32 rstate, rstatei, rsbox, rsboxi, i
  mv rsbox, #((unsigned int)sbox addr)
  noise load setup rsbox, #(256)
  mv rstate, #((unsigned int)state addr)
1#
/* insert [0; 32[ noise instructions */
cdg gennoise ((((PRELUDE NOISE LEVEL - 1) << 4) & cdg rand()) >> 4);
int indices[SBOX INDICES LEN];
init and permute table (indices, SBOX INDICES LEN);
for(i=0; i<16; i++) {</pre>
 #[
    Alloc uint32 rstatei, rsboxi
    lb rsboxi, rsbox, rstatei
                                         //sboxi = sbox[statei]
    sb rstate, #(indices[i]), rsboxi
                                         //state[i] = sboxi
    Free rstatei, rsboxi
  ]#
}
```

# Ceatech

## **SUBBYTES:** SAMPLES OF GENERATED MACHINE CODE

#### **Reference version**

#### New reference version, unrolled

stmdb	sp!, {r4, r7}
movw	r2, #33380
movt	r2, #2049
movw	r0 <i>,</i> #44
movt	r0, #8192
movs	r4 <i>,</i> #0
ldrb	r1, [r0, r4]
ldrb	r3, [r2, r1]
strb	r3, [r0, r4]
addw	r4, r4, #1
стр	r4 <i>,</i> #16
bne.n	0x20000852
ldmia.w	sp!, {r4, r7}
bx	lr

		Polymorphic instance					
stmdb sp!, {r7}		i erjine					
movw	r1, #7723	stmdb	sp!, {r4, r5, r6, r7, r8, r9, r10, r11, lr}				
movt	r1, #2048	movw	r4, #52988 ; 0xcefc				
movw	r0 <i>,</i> #44	movt	r4, #2049 ; 0x801				
movt	r0, #8192	ldr.w	r2, [r4, #193] ;0xc1				
ldrb	r3, [r0, #0]	movw	r0, #64 ; 0x40				
ldrb	r2, [r1, r3]	ldr.w	r2, [r4, #159] ; 0x9f				
strb	r2, [r0, #0]	movt	r0, #8192 ; 0x2000				
ldrb	r3, [r0, #1]	subs	r2, r2, r2				
ldrb	r2, [r1, r3]	ldr.w	r2, [r4, #125] ; 0x7d				
strb	r2, [r0, #1]	ldr.w	r2, [r4, #92] ;0x5c				
ldrb	r3, [r0, #2]	eor.w	r2, r2, r4				
ldrb	r2, [r1, r3]	ldr.w	r2, [r4, #118] ;0x76				
strb	r2, [r0, #2]	ldr.w	r2, [r4, #192] ;0xc0				
ldrb	r3, [r0, #3]	adds	r2, r2, r2				
ldrb	r2, [r1, r3]	adds	r2, r2, r2				
strb	r2, [r0, #3]	ldr.w	r2, [r4, #245] ; 0xf5				
ldrb	r3, [r0, #4]	eor.w	r2, r2, r4				
ldrb	r2, [r1, r3]	adds	r2, r2, r2				
strb	r2, [r0, #4]	subs	r2, r2, r2				
ldrb	r3, [r0, #5]	ldrb.w	r12, [r0, #14]				
ldrb	r2, [r1, r3]	subs	r2, r2, r2				
strb	r2, [r0, #5]	adds	r2, r2, r2				
ldrb	r3, [r0, #6]	ldrb.w	r5, [r4, r12]				
ldrb	r2, [r1, r3]	strb	r5, [r0, #14]				
strb	r2, [r0, #6]	ldrb.w	r9, [r0]				
ldrb	r3, [r0, #7]	ldrb.w	r12, [r4, r9]				
ldrb	r2, [r1, r3]	strb.w	r12, [r0]				
strb	r2, [r0, #7]	ldrb.w	r8, [r0, #7]				

	23	

# <u>Ceatech</u>

## TIME DISPERSION OF THE LEAKAGE POINT

### AES SubBytes: polymorphic loop + s

+ shuffling

void subBytes\_compilette(cdg\_insn\_t\* code, const byte\* sbox\_addr, unsigned char\* state\_addr)





#### Polymorphism is a *hiding* countermeasure

- The leakage instruction:
  - is not modified as compared to the same instruction in the reference version (for eval purposes)
- Unprotected AES: N < 50 traces => Polymorphic: N > 1000000 traces
  - But data leakage is still available in the traces
- ... compatible with masking

# Compilation for cyber-security in embedded systems

Damien Couroussé CEA – LIST / LIALP; Grenoble Université Alpes damien.courousse@cea.fr