

Can they be Fast, Correct and Faithful?

Matthieu Moy

Laboratoire d'Informatique du Parallelisme Lyon, France

February 2018

SoCs and TLM	Compilation	Verification	Extra-functional	Conclusion
	A	bout me		

2005	Ph.D: formal verification of SoC models (ST/Verimag)
2006	Post-doc: security of storage (Bangalore, Inde)
2006 •	Assistant professor, Verimag / Ensimag Work on SoC models & abstract interpretation
2014	HDR: High-Level models for Embedded Systems
2017	New CASH team leader, LIP / UCBL



- Introduction: Systems-on-a-Chip, Transaction-Level Modeling
- 2 Compilation of SystemC/TLM
- 3 Verification of SystemC/TLM
- 4 Extra-Functional Properties in TLM
- 5 Conclusion



- Introduction: Systems-on-a-Chip, Transaction-Level Modeling
- 2 Compilation of SystemC/TLM
- 3 Verification of SystemC/TLM
- 4 Extra-Functional Properties in TLM
- 5 Conclusion

Modern Systems-on-a-Chip



Matthieu Moy (LIP)

Modern Systems-on-a-Chip



Traditional Design-Flow





Matthieu Moy (LIP)

Transaction-Level Models of SoCs

February 2018 < 5 / 70 >











The Transaction Level Model: Principles and Objectives

A high level of abstraction, that appears early in the design-flow

The Transaction Level Model: Principles and Objectives

A high level of abstraction, that appears early in the design-flow

A virtual prototype of the system, to enable

- Early software development
- Integration of components
- Architecture exploration
- Reference model for validation
- Abstract implementation details from RTL
 - ► Fast simulation (~ 1000x faster than RTL)
 - ► Lightweight modeling effort (~ 10x less than RTL)

Content of a TLM Model

 Model what is needed for Software Execution:

- Processors
- Address-map
- Concurrency
- ... and only that.
 - No micro-architecture
 - No bus protocol
 - No pipeline
 - No physical clock
 - ▶ ...

1,68	9,200ns 1,689	400ns 1,689,6	i00ns 1,689,8	00ns 1,690,000	ns 1,690,200n
TAS 0p_1=12AD* 120000000 1242120100	TA: 0) = "92AD" 20101011 4010939	TAC 01 = "\$\$\$AD" 21010102 41137552	TAC (* = "PEAD" 20101013 40120000	7.00 09_1 = "32.00" '3.21010104 '3.401 (27.00)	TAC 0 = "STAT" 2000005 42527770
5120-36 510-36 510-30	512e='64 30≯ ='6160 Nomb≯ ='62	512e='d4 Du≯ ='d150 Nun2≯ ='d3	zize='64 zo≯='6160 zob≯='64	Just = 'd4 Durab = 'd192 Number = 'd5	3116='44 DO≯ ='6160 NOM2≯ ='65



An example TLM Model



Performance of TLM



Reference for Hardware Validation



Virtual Prototype for Software Development

Reference for Hardware Validation







Virtual Prototype for Software Development



Virtual Prototype for Software Development

Matthieu Moy (LIP)

Transaction-Level Models of SoCs

February 2018 < 1

< 10 / 70 >



Virtual Prototype for Software Development







Conclusion

Content of a TLM Model

• Timing information

- May be needed for Software Execution
- Useful for Profiling Software

• Power and Temperature

- Validate design choices
- Validate power-management policy



Use of Extra-Functional Models

Timing, Power consumption, Temperature Estimation



Use of Extra-Functional Models

Timing, Power consumption, Temperature Estimation



Matthieu Moy (LIP)

Transaction-Level Models of SoCs

Use of Extra-Functional Models

Timing, Power consumption, Temperature Estimation



Matthieu Moy (LIP)

Transaction-Level Models of SoCs

Summary: Expected Properties of TLM Programs

SystemC/TLM Programs should

- Simulate fast,
- Satisfy correctness criterions,
- Reflect faithfully functional and extra-functional properties of the actual system.

- Introduction: Systems-on-a-Chip, Transaction-Level Modeling
- 2 Compilation of SystemC/TLM
- 3 Verification of SystemC/TLM
- 4 Extra-Functional Properties in TLM
- 5 Conclusion

SystemC: Simple Example



```
SC_MODULE(not_gate) {
    sc_in<bool> in;
    sc_out<bool> out;
```

```
void compute (void) {
    // Behavior
    bool val = in.read();
    out.write(!val);
}
```

```
SC_CTOR(not_gate) {
    SC_METHOD(compute);
    sensitive << in;
}</pre>
```

```
int sc_main(int argc, char **argv) {
    // Elaboration phase (Architecture)
    // Instantiate modules ...
    not_gate n1("N1");
    not_gate n2("N2");
    sc_signal<bool> s1, s2;
    // ... and bind them together
    nl.out.bind(s1);
    n2.out.bind(s2);
    n1.in.bind(s2);
    n2.in.bind(s1);
```

```
// Start simulation
sc_start(100, SC_NS);
return 0;
```

};

Compiling SystemC

- \$ g++ example.cpp -lsystemc
- \$./a.out

... end of section?

Compiling SystemC

\$ g++ example.cpp -lsystemc \$./a.out

But ...

- C++ compilers cannot do SystemC-aware optimizations
- C++ analyzers do not know SystemC semantics

This section



Compilation of SystemC/TLM

Front-end

Optimization and Fast Simulation

SystemC Front-End

• In this talk: Front-end = "Compiler front-end" (AKA "Parser")



Intermediate Representation = Architecture + Behavior

SystemC Front-Ends

• When you *don't* need a front-end:

- Main application of SystemC: Simulation
- Testing, run-time verification, monitoring...
SystemC Front-Ends

• When you *don't* need a front-end:

- Main application of SystemC: Simulation
- Testing, run-time verification, monitoring...
- \Rightarrow No reference front-end available on

http://www.accellera.org/

SystemC Front-Ends

When you don't need a front-end:

- Main application of SystemC: Simulation
- Testing, run-time verification, monitoring...
- \Rightarrow No reference front-end available on

http://www.accellera.org/

- When you *do* need a front-end:
 - Symbolic formal verification, High-level synthesis
 - Visualization
 - Introspection
 - SystemC-specific Compiler Optimizations
 - Advanced debugging features

Challenges and Solutions with SystemC Front-Ends

() C++ is complex (e.g. clang \approx 200,000 LOC)

Architecture built at runtime, with C++ code

```
SC_MODULE(not_gate) {
    sc_in<bool> in;
    sc_out<bool> out;
    void compute (void) {
        // Behavior
        bool val = in.read();
        out.write(!val);
    }
```

```
SC_CTOR(not_gate) {
    SC_METHOD(compute);
    sensitive << in;
}</pre>
```

```
int sc_main(int argc, char **argv) {
    // Elaboration phase (Architecture)
    not_gate n1("N1");
    not_gate n2("N2");
    sc_signal<bool> s1, s2;
    // Binding
    n1.out.bind(s1);
    n2.out.bind(s2);
    n1.in.bind(s2);
    n2.in.bind(s1);
    // Start simulation
    sc start(100, SC NS); return 0;
```

};

Challenges and Solutions with SystemC Front-Ends

- Architecture built at runtime, with C++ code ~ Analyze elaboration phase or execute it

```
SC_MODULE(not_gate) {
    sc_in<bool> in;
    sc_out<bool> out;
    void compute (void) {
        // Behavior
        bool val = in.read();
        out.write(!val);
    }
```

```
SC_CTOR(not_gate) {
    SC_METHOD(compute);
    sensitive << in;
}</pre>
```

```
int sc_main(int argc, char **argv) {
    // Elaboration phase (Architecture)
    not_gate n1("N1");
    not_gate n2("N2");
    sc_signal<bool> s1, s2;
    // Binding
    n1.out.bind(s1);
    n2.out.bind(s2);
    n1.in.bind(s2);
    n2.in.bind(s1);
    // Start simulation
    sc start(100, SC NS); return 0;
```

};



When it becomes tricky...

```
int sc_main(int argc, char **argv) {
    int n = atoi(argv[1]);
    int m = atoi(argv[2]);
    Node array[n][m];
    for (int i = 0; i < n; i++) {
        for (int j = 0; j < m; j++) {
            array[i][j]
                = new Node(...);
             . . .
        }
    }
    sc start(100, SC NS);
    return 0;
```

When it becomes tricky...

- Static approach: cannot deal with such code
- Dynamic approach: can extract the architecture for individual instances of the system

```
int sc_main(int argc, char **argv) {
    int n = atoi(argv[1]);
    int m = atoi(argv[2]);
    Node arrav[n][m];
    for (int i = 0; i < n; i++) {
        for (int j = 0; j < m; j++) {
            array[i][j]
                 = new Node(...);
             . . .
        }
    sc start(100, SC NS);
    return 0;
```

When it becomes very tricky...

```
void compute(void) {
    for (int i = 0; i < n; i++) {
        ports[i].write(true);
    }
    ...
}</pre>
```

When it becomes very tricky...

- One can unroll the loop to let i become constant,
- Undecidable in the general case.

```
void compute(void) {
   for (int i = 0; i < n; i++) {
      ports[i].write(true);
   }
   ...
}</pre>
```

The beginning: Pinapa

AKA "my Ph.D's front-end"

- Pinapa's principle:
 - Use GCC's C++ front-end
 - Compile, dynamically load and execute the elaboration (sc_main)
- Pinapa's drawbacks:
 - Uses GCC's internals (hard to port to newer versions)
 - Hard to install and use, no separate compilation
 - Ad-hoc match of SystemC constructs in AST
 - AST Vs SSA form in modern compilers

LLVM: Low Level Virtual Machine



Number of papers per year

- Clean API
- Clean SSA intermediate representation
- Many tools available



Matthieu Moy (LIP)

Transaction-Level Models of SoCs

February 2018 < 22 / 70 >

LLVM: Low Level Virtual Machine





- Clean API
- Clean SSA intermediate representation
- Many tools available

February 2018 < 22 / 70 >

PinaVM: Enriching the bitcode



Matthieu Moy (LIP)

Transaction-Level Models of SoCs

February 2018 < 23 / 70 >

PinaVM: Enriching the bitcode



• PinaVM relies on executability (JIT Compiler) for execution of:

- elaboration phase (\approx like Pinapa)
- sliced pieces of code
- Open Source: http://forge.imag.fr/projects/pinavm/
- Still a prototype, but very few fundamental limitations
- $\bullet~\approx$ 3000 lines of C++ code on top of LLVM
- Experimental back-ends for
 - Execution (Tweto)
 - Model-checking (using SPIN)

This section



Compilation of SystemC/TLM

- Front-end
- Optimization and Fast Simulation











- Many costly operations for a simple functionality
- Work-around: backdoor access (DMI = Direct Memory Interface)
 - CPU get a pointer to RAM's internal data
 - Manual, dangerous optimization



- Many costly operations for a simple functionality
- Work-around: backdoor access (DMI = Direct Memory Interface)
 - CPU get a pointer to RAM's internal data
 - Manual, dangerous optimization

Can a compiler be as good as DMI, automatically and safely?

Matthieu Moy (LIP)

Transaction-Level Models of SoCs

Basic Ideas

- Do statically what can be done statically ...
- ... considering "statically" = "after elaboration"
- Examples:
 - Virtual function resolution
 - Inlining through SystemC ports
 - Static address resolution















- Possible optimizations:
 - Replace call to port.write() with RAM.write()
 - Possibly inline it



- Introduction: Systems-on-a-Chip, Transaction-Level Modeling
- 2 Compilation of SystemC/TLM
- 3 Verification of SystemC/TLM
- 4 Extra-Functional Properties in TLM
- 5 Conclusion

Encoding Approaches



Encoding Approaches



Encoding Approaches



Translating a SystemC Program

- Translation = Parse the source code, generate an automaton
- Direct semantics = Read the specification, instantiate an automaton

Translating a SystemC Program

- Translation = Parse the source code, generate an automaton
- Direct semantics = Read the specification, instantiate an automaton


Translating a SystemC Program

- Translation = Parse the source code, generate an automaton
- Direct semantics = Read the specification, instantiate an automaton



Translating a SystemC Program

- Translation = Parse the source code, generate an automaton
- Direct semantics = Read the specification, instantiate an automaton



Translating a SystemC Program

- Translation = Parse the source code, generate an automaton
- Direct semantics = Read the specification, instantiate an automaton



The SystemC scheduler

- Non-preemptive scheduler
- Non-deterministic processes election



(+ 1 automaton per process to reflect its state)









SystemC to Spin: encoding events

• notify/wait for event E^k :

 $p::wait(E^k):$ $W_p := k$ blocked($W_p == 0$) $p::notify(E^k):$ $\forall i \in P | W_i == K$ $W_i := 0$

W_p : integer associated to process *p*.
 W_p = *k* ⇔ "process *p* is waiting for event *E^k*".

SystemC to Spin: encoding time and events

discrete time

a deadline variable T_p is attached to each process p
 T_p = next execution time for process p

p::wait(d):	
$egin{array}{ll} T_{m{ ho}} := T_{m{ ho}} + d \ { m blocked}(T_{m{ ho}} == % T_{m{ ho}}) & = 0 \end{array}$	$\min_{i \in I} (T_i)$
	I∈P

"Set my next execution time to now + d and wait until the current execution time reaches it"

SystemC to Spin: encoding time and events

discrete time

a deadline variable T_p is attached to each process p
 T_p = next execution time for process p

$$p::wait(d):$$

$$T_{p} := T_{p} + d$$
blocked($T_{p} == \min_{\substack{i \in P \\ W_{i} ==0}} (T_{i})$)

"Set my next execution time to now + d and wait until the current execution time reaches it"

$$\begin{array}{ll} p::wait(E^k): & p::notify(E^k): \\ W_p := \mathsf{K} & \forall i \in P | W_i == \mathsf{K} \\ \mathsf{blocked}(W_p == 0) & W_i := 0 \\ T_i := T_p \end{array}$$

SystemC to Spin: results







- Introduction: Systems-on-a-Chip, Transaction-Level Modeling
- 2 Compilation of SystemC/TLM
- 3 Verification of SystemC/TLM
- Extra-Functional Properties in TLM
- 5 Conclusion

This section



Extra-Functional Properties in TLM

- Time and Parallelism
- Power and Temperature Estimation

Parallelization of Simulations



Parallelization of Simulations System-level Simulation Vs HPC

Matthieu Moy (LIP)

Transaction-Level Models of SoCs

February 2018

< 38 / 70 >

Problems and solutions for parallel execution of SystemC/TLM

- (1) Execution order imposed by SystemC semantics
- (2) Concurrent access to shared resources (e.g., x++ on a global variable)

Problems and solutions for parallel execution of SystemC/TLM

- (1) Execution order imposed by SystemC semantics
- (2) Concurrent access to shared resources (e.g., x++ on a global variable)

 \rightsquigarrow No 100% automatic and efficient solution for TLM

Problems and solutions for parallel execution of SystemC/TLM

- (1) Execution order imposed by SystemC semantics
- (2) Concurrent access to shared resources (e.g., x++ on a global variable)

 \rightsquigarrow No 100% automatic and efficient solution for TLM

Our proposal = additional constructs: Desynchronization (1) / Synchronization (2)

Approaches to parallelization



SC-DURING: The Idea



- Unmodified SystemC
- Some computation delegated to other threads
- Weak synchronization between SystemC and threads thanks to tasks with duration

Matthieu Moy (LIP)

Transaction-Level Models of SoCs

Simulated Time Vs Wall-Clock Time







Process A:

//Computation
f();
//Time taken by f
wait(20);





Process A:

//Computation
f();
//Time taken by f
wait(20);

Process P: g(); wait(20);



Process A:

//Computation
f();
//Time taken by f
wait(20);

Process P: g(); wait(20); during(15, h);



Process A:

//Computation
f();
//Time taken by f
wait(20);



Process P:

g(); wait(20); during(15, h);



Concurrency in an industrial platform

Number of SystemC threads active within a cycle (ST set-top-box case study) :









Overlap between tasks ~> parallel execution in sc-during

Matthieu Moy (LIP)

Transaction-Level Models of SoCs

February 2018 < 46 / 70 >

Execution of during(T)







Thread

Matthieu Moy (LIP)



Thread

Matthieu Moy (LIP)

February 2018










SC-DURING: New Synchronization Primitives

extra_time(t): Increase duration of current task





}



sc_call(f): Call function f in the context of SystemC

SC-DURING: Implementations



Strategies:

- SEQ Sequential (= reference)
- THREAD Thread creation + destruction for each task
 - POOL Pre-allocated set of threads

ONDEMAND Thread created on demand and reused

Matthieu Moy (LIP)

Transaction-Level Models of SoCs

February 2018

< 50 / 70 >

SC-DURING: Results



Matthieu Moy (LIP)

Transaction-Level Models of SoCs

Addressing the Faithfulness Issue: Exposing Bugs

Example bug: mis-placed synchronization:

```
imgReady = true;
wait(5, SC_US);
writeIMG();
wait(10, SC_US);
```

```
while(!imgReady)
    wait(1, SC_US);
wait(10, SC_US);
readIMG();
```

 \Rightarrow bug never seen in simulation

Addressing the Faithfulness Issue: Exposing Bugs

Example bug: mis-placed synchronization:

```
imgReady = true;
wait(5, SC_US);
writeIMG();
wait(10, SC_US);
```

```
while(!imgReady)
        wait(1, SC_US);
wait(10, SC_US);
readIMG();
```

 \Rightarrow bug never seen in simulation

```
during(15, SC_US, []{
    imgReady = true;
    writeIMG();
});

while(!imgReady)
wait(1, SC_US);
wait(10, SC_US);
readIMG();
```

 \Rightarrow strictly more behaviors, including the buggy one



SC-DURING

- New way to express concurrency in the platform
- Allows parallel execution of loosely-timed systems ٥
- Exposes more bugs (A faithfulness Vs correction) ٥
- Next steps (skipped from this talk):
 - Worker threads Vs platform partitioning: DistemC
 - Exploit FIFO-based communication: FOFIFON
 - Integration in the design-flow: HLS code wrapping

This section



Extra-Functional Properties in TLM

- Time and Parallelism
- Power and Temperature Estimation

"How to validate embedded software that regulates the chip's temperature?"

```
while (true) {
    // Temperature of one or more
    // locations of the chip
    read_sensors();
    compute();
    // Reduce frequency/voltage,
    // emergency stop, ...
    control_actuators();
```

Conclusion

Power and Temperature Estimation











Computation on a model







Estimation with Power-State Models



// SystemC Process
void compute() {
 while (true) {

f(); wait(10);

wait();

}

}

Estimation with Power-State Models



```
// SystemC Process
void compute() {
    while (true) {
        set_state("run");
        f();
        wait(10);
        set_state("idle");
        wait();
    }
```

}

From States to Consumption



Matthieu Moy (LIP)

From Power to Temperature



Traffic Models


















Cosimulation SystemC and Extra-Functional Solver



Functionality can depend on extra-functional data (e.g.: temperature sensor)

Matthieu Moy (LIP)

Transaction-Level Models of SoCs







Cosimulation of SystemC and Extra-Functional Solver





SystemC runs simulation up to end of instant t



P/T^o

- 1) SystemC runs simulation up to end of instant t
- 2 SystemC sends a request for extra-functional simulation on [t, t + d]

P/T^o

. . .



- (1) SystemC runs simulation up to end of instant t
- 2) SystemC sends a request for extra-functional simulation on [t, t + d]
- 3 Extra-functional solver does the computation on the interval



- 1) SystemC runs simulation up to end of instant t
- 2) SystemC sends a request for extra-functional simulation on [t, t + d]
- 3) Extra-functional solver does the computation on the interval
- 4 SystemC resumes simulation at beginning of instant t + d



P/T^o

1) SystemC runs simulation until end of instant t



SystemC runs simulation until end of instant *t* SystemC requests a extra-functional simulation in [*t*, *t* + *d*] or until "too hot"



- SystemC runs simulation until end of instant t
-) SystemC requests a extra-functional simulation in [t, t + d] or until "too hot"
- 3) Extra-functional runs simulation, encounters stop condition

Transaction-Level Models of SoCs



-) SystemC runs simulation until end of instant t
-) SystemC requests a extra-functional simulation in [t, t + d] or until "too hot"
-) Extra-functional runs simulation, encounters stop condition
 - SystemC resumes earlier than expected with interrupt.

Matthieu Moy (LIP)

Transaction-Level Models of SoCs

February 2018

< 65 / 70 >



-) SystemC runs simulation until end of instant t
-) SystemC requests a extra-functional simulation in [t, t + d] or until "too hot"
-) Extra-functional runs simulation, encounters stop condition
 - SystemC resumes earlier than expected with interrupt.

Matthieu Moy (LIP)

Transaction-Level Models of SoCs

February 2018

< 65 / 70 >

SoCs and TLM	Compilation	Verification	Extra-functional	Conclusion
		Deselle		

Results





- Introduction: Systems-on-a-Chip, Transaction-Level Modeling
- 2 Compilation of SystemC/TLM
- 3 Verification of SystemC/TLM
- 4 Extra-Functional Properties in TLM
- 5 Conclusion

Conclusion

Transaction-Level Models of Systems-on-a-Chip Can they be Fast, Correct and Faithful?

Matthieu Moy (LIP)

Transaction-Level Models of SoCs

February 2018

< 67 / 70 >

Conclusion

Fast

- Optimized compiler
- Parallelization techniques
- High abstraction level (Loose Timing)

Correct

- Formal verification
- Faithful
 - More ways to express concurrency
 - Preserve Faithfulness of Temperature Models for Loose Timing

НРС

The new CASH Team, LIP (ENS-Lyon)

Compilation and Analysis for Software and Hardware



Christophe Alias, Laure Gonnord, Matthieu Moy

Matthieu Moy (LIP)

Transaction-Level Models of SoCs

Questions?



http://en.wikipedia.org/wiki/File:Diopsis.jpg (Peter John Bishop, CC Attribution-Share Alike 3.0 Unported)



http://www.fotopedia.com/items/flickr-367843750 (oskay@fotopedia, CC Attribution 2.0 Generic)