

AMT2.0 - Qualitative and Quantitative Trace Analysis with Extended Signal Temporal Logic

TACAS 2018

Dejan Ničković

AIT Austrian Institute of Technology

Olivier Lebeltel, Oded Maler, Dogan Ulus

VERIMAG

Thomas Ferrère,

IST Austria




Introduction

- Mixed-signal increasingly important in safety-critical applications
 - Automotive, avionics, medical...
 - Sensors \leftrightarrow Controllers \leftrightarrow Actuators
- V&V is a challenge
 - Simulation-based testing a common approach
 - Property-based analysis of simulation traces



Property-based Monitoring Technology





AMT2.0 Highlights

- Extended Signal Temporal Logic
 - Signal Temporal Logic
 - Timed Regular Expressions
 - Measurement specifications
- Offline qualitative monitors
- Trace diagnostics
 - Fault explanations
- Property-driven measurements



- Tool functionality via two examples
 - Bounded stabilization property
 - Clock jitter property



Bounded Stabilization Property




Informal Requirement

This requirement species conditions that need to hold for a bounded stabilization requirement. At every rising edge of the boolean trigger, the analog signal var is allowed to oscillate under the following conditions:

- var must always remain below 5V; and
- var must within 600s go below 0.2V, and continuously remain under that threshold for at least 300s.




Simulation Traces






Formalization of the Requirement in xSTL






Property Evaluation – Offline Marking






Property Evaluation






Trace Diagnostics

We focus on signals trigger and var4




Assertion violated because top formula violated at time 100s






Trace Diagnostics

Top formula violated at time 100s because trigger is at its rising edge at time 100s, but the future obligation eventually[0:600]always[0:300] (var4 <= 0.2) is not met</p>




 because there is not time in [100s,700s] from which var4 stays continuously below 0.2 for at least 300s





Trace Diagnostics

 there is not time in [100s,700s] from which var4 stays continuously below 0.2 for at least 300s because var4 goes above 0.2 at regular intervals smaller than 300s because of glitched – for instance at times 350s, 600s and 750s






Clock Jitter Property



Informal Requirement and Input Signal

This requirement species a digital clock jitter pattern to measure. Given a continuoustime Boolean-valued signal clock, a clock period is defined as a segment that starts with the rising edge of the clock and ends with its consecutive rising edge. The measurement specification requires measuring the duration of all the clock periods matched within the clock signal.





Formalization of the Requirement in xSTL

```
bool clock;
bool nclock = not clock;
```

```
measurement jitter_clock_period {
    pattern clock_period = start(clock):clock:nclock:start(clock);
    measure duration(clock_period);
}
Mesurement specification
```





Property Evaluation

当 AMT 2.0							
File							
🖫 📹 🖪 🖷							
stabilization-plain.eval x	clock-jitter.eval x						
Input Files	F	Т	g durat	ion (start(clock):clock:not(clock):start(clock))		
xStl Specification File	* 3		Gurat 90 40 40 40 40 40 40 40 40 40 40 40 40 40	34 32 13 12 17	40 34 36 23 16 18 8		
Input Signals File	*		E 0 17,500 18,000	1 18,500 19,000 19,500 Duration	20,000 20,500 21,000 2	1,500	
clock.vcd Alias File	*			Total number of segments: 2 Maximum value: 21877.0 Minimum value: 17241.0 Average value: 20002.04682274	2475		
clock-jitter.alias			ع duration (start	clock):{clock:not(clock)}[1		sk))	
Options Interpolation Real Number Representation	Linear -	31.			18 13 13 13 14 12 9 20,200 20,400 20,600 20,	7 7 800	
Fault Explanation None Evaluate			Duration Total number of segments: 243 Maximum value: 2096.0 Minimum value: 1997.0 Average value: 1996.697119341564				
xSTL Specification	Γ	1L					
□··· ● specifications			Console Assertion Measurement Specific	ation Alias			
• • declarations			Name	Туре	Number of Segments	Maximum Value	
• • • measurements	- 4	j	jitter_clock_period	duration (start(clock):clock:not(clock):start(21877.0	
• jitter_clock_peri • jitter_clock_			jitter_clock_period_c	duration (start(clock):{clock:not(clock)}[19		20995.0	
o patterns	penoo		jitter_clock_period	duration (start(clock):clock:not(clock):start(duration (start(clock):{clock:not(clock)}[19		21877.0 20995.0	
measures measures measure modeline m	od_c		jitter_clock_period_c	auration (start(dock); (dock:not(dock))[15	243	20995.0	
i o patterns		- -	•			•	



Summary and Additional Insights



AMT2.0 Algorithms

- Offline monitoring algorithm with full STL semantics (including events)
 - Oded Maler, Dejan Nickovic: Monitoring properties of analog and mixed-signal circuits. STTT 15(3): 247-268 (2013)
- Timed regular expressions matching
 - Dogan Ulus, Thomas Ferrère, Eugene Asarin, Oded Maler: Timed Pattern Matching. FORMATS 2014: 222-236
- Timed regular expressions measurements
 - Thomas Ferrère, Oded Maler, Dejan Nickovic, Dogan Ulus: Measuring with Timed Patterns. CAV (2) 2015: 322-337
- Trace diagnostics for STL
 - Thomas Ferrère, Oded Maler, Dejan Nickovic: Trace Diagnostics Using Temporal Implicants. ATVA 2015: 241-258



xSTL – Combining STL and TRE

- STL formula within TRE pattern
 - Implicit
 - Example: (not clock and reg):clock
- TRE pattern within STL formula
 - Explicit projection operators match_begin and match_end
 - Example: match_end(not clock:clock) -> eventually reg



AMT2.0 Features - Summary

- New specification language
 - STL + TRE
 - Easier specifications
 - Declaration of typed variables and constants
 - Reusable property templates
 - Measurement specifications
- Trace diagnostics with temporal implicants
 - Small and hierarchical explanations of violations
- Continuous signal interpolation and interpretation
 - Linear and step interpolation
 - Reals as floats or rationals
- Tool portability
 - Java implementation
- Delay with the release



Thank you!