

New Fault Injection Technique : by Forward Body Biasing Injection (FBBI)

Karim TOBICH

Pierre-Yvan LIARDET
Philippe MAURINE
Thomas ORDAS



December 2012

CCIS 12

General Context

2

Embedded applications
Financial Services
Government
Transport
Telecommunications
...

Cryptography
Identification
Authentification
Confidentiality

Standard Algorithms
AES, DES
RSA, ECC
MD5...



Pay
TV

Cryptanalysis

Classic attacks

Brute Force
Differential
Linear
Algebraic

Software attacks

Code Injection
Network attacks
Flooding
Smurfing
Protocol attacks

Physical Attacks

Observation
Perturbation

Perturbation techniques

3


Invasive

- Focus Ion Beam (FIB) 1M€
- Micro probing



Semi invasive

- Laser 100K€
- Local EM Injection 50K€



Non invasive

- Glitches on pads (clk, power...) 1K€
- Global EM Injection 50K€



Embedded cryptography

{ Symetric crypto-blocks
Modular arithmetic accelerator
TRNG ...


Embedded Countermeasures

{ Internal clock generator
Voltage regulators / Sensors
Light sensors ...

Wire bonded BGA





Flipped Chip BGA



How to inject faults into such components?

- Idea and model
- Platform and target
- Results analysis
- Conclusion


Flipped Chip BGA



Idea and model


6

Internal Ground Variation



External Voltage Variation

Flipped Chip BGA



Targets

7


Targets	Analog Blocks		Digital Blocks
	Internal Clock Generator	TRNG	logic and memories
Goal	Increase the frequency to produce timing fault	Dynamically bias TRNGs (locking and latching)	Generate timing fault (setup time constraint)
How	Providing directly and locally Power to the P/G network	Providing a frequency on the P/G network	pulse / Voltage drop / timing violation
FBI Injection Type	Harmonic or periodic Injection Intense & long duration & local Electrical variation		Pulse Injection Intense & local & short & sudden electrical variation

RSA computation
Based on 90nm
Techno

K.TOBICH, P MAURINE, P-Y. LIARDET, T. ORDAS V3

Injection Platform


8



Application to a secure chip

9

physical Attack (by perturbation)




- 300Kbytes ROM
- 6Kbytes RAM
- 8bit CPU core
- 48Kbytes EEPROM
- Crypto-Coprocessor
- Different Security features
- Techno 90nm

RSA computation

10

M: Message



$$S = M^d \bmod n$$



d: private key



S: Signature




K.TOBICH, P MAURINE, P-Y. LIARDET, T. ORDAS V3

CCIS 12


RSA computation

11




RSA perturbation

12




RSA perturbation

13




RSA-CRT trace without perturbation

14




RSA under FBBI attacks

15



RSA under FBBI attacks

16





Cartography (Chip Scanning)

17

1 Cartography=1day

=> N cartographies du to Voltage, width and delay pulse parameters

=> 3weeks (for success perturbation)



Circuit = $1900 \times 1900 \mu\text{m}$, Probe diameter = $20 \mu\text{m}$. Step $100 \mu\text{m}$
For each scanning point 10 pulses injection are done.

Analysis of results

18

Log information	%
Numbers of Injections: 19830	100%
Correct answers	66%
No answers (Mutes)	6%
Faulty but non exploitable answers	27.78%
Faulty and exploitable answers	0.22%




For the Bellcore attack

Analysis of trace

19

- Exploitable faulty outputs obtained on RSA activity peaks



Analysis of results

20


Log information	%
Numbers of Injections: 19830	100%
Correct answers	97.1%
No answers (Mutes)	0.5 %
Faulty but non exploitable answers	0%
Faulty and exploitable answers	2.37 %



For the Bellcore attack

Fail occurrence

21



Faults	%
2CDEB075949B82DD3011E6F9AA9B0F95F9F9DAAD92EBD	3.65
01CF582035C5F277CA1D4F8ED123C4352AE655B6E59DD	7.31
0E095170386BAF04368074F22A3557045A1C25A4E5705A	12.9

Despite the jitter !!

Voltage & Timing Slack vs clock Frequency

22


Log Information	Clock Frequency			
Faulty and exploited answers	2 FCK ref	Fck	1/8 FCK ref	1/16 Fck ref
Vpulse (en Volts)	Vmin1	Vmin2	Vmin2	Vmin2
Timing Slack / reference (ns)	- 8.70	0	52.2	121



Timing faults


Normal time operating

23



Timing faults

24



- FBBI proof of concept
 - Obtain exploitable faults (Bellcore Attack)
 - Is a Low cost technique (1K€)
 - Is Easy to setup (3days for bench, 3weeks for pulse generator, some seconds to secret)
- BUT
 - Flagged by security detector (on this component)
 - Requires timing precision
 - Local effect (allow implement counter-measure)
- Further works
 - Improve the Bench
 - Apply FBBI technique on different technologies
 - Apply FBBI technique to induce faults during different algorithms execution....

Thank you for
your attention.

Questions?





K.TOBICH, P MAURINE, P-Y. LIARDET, T. ORDAS V3

CCIS 12

Chip preparation

27



FBBI simplified Model

28

