@phdthesis{Lek5,
title = { {Design flow for the rigorous development of networked embedded systems} },
author = {Lekidis, Alexios},
month = {December},
year = {2015},
type = {Theses},
school = {{Universit{\'e} Grenoble Alpes}},
team = {RSD, DCS},
}
Home > Verimag > Publications
bibtex
Browsing
News
New publications
- Some Recent Publications
- Claire Maiza: Hardware and software analyses for precise and efficient timing analysis
- Léo Gourdin, Benjamin Bonneau, Sylvain Boulmé, David Monniaux, Alexandre Bérard: Formally Verifying Optimizations with Block Simulations
- Dominique Larchey-Wendling, Jean-François Monin: Proof Pearl: Faithful Computation and Extraction of \mu-Recursive Algorithms in Coq
- Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes: Self-stabilizing Synchronous Unison in Directed Networks
Jobs and internships
- Jobs and internships
- [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
- PERSYVAL Master 2 Scholarships
- [Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
- [Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
- [Funded PhD] Quantitative analysis of software security against adaptive attacks
- [Master] Analyzing fault parameters triggering timing anomalies
- [Master] Exploration by model-checking of timing anomaly cancellation in a processor
- [Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
- [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences