Verimag

bibtex

@inproceedings{FM11b,
    title = { Modeling of Time in Discrete-Event Simulation of Systems-on-Chip },
    author = {Funchal, Giovanni and Moy, Matthieu},
    month = {07},
    year = {2011},
    booktitle = {{ACM}/{IEEE} {N}inth {I}nternational {C}onference on {F}ormal {M}ethods and {M}odels for {C}odesign {MEMOCODE}},
    address = {{C}ambridge {R}oyaume-{U}ni},
    team = {SYNC},
    hal_id = {hal-00595637}, keywords = {{TLM}, time, duration, {J}ava, {jTLM}}, language = {{A}nglais}, affiliation = {{VERIMAG} - {VERIMAG} - {IMAG} - {CNRS} : {UMR}5104 - {U}niversit{\'e} {J}oseph {F}ourier - {G}renoble {I} - {I}nstitut {N}ational {P}olytechnique de {G}renoble - {INPG} - {STM}icroelectronics ({G}renoble) - {ST}-{GRENOBLE} - {STM}icroelectronics}, audience = {internationale}, collaboration = {{HELP}}, day = {11},
    abstract = {{T}oday's consumer electronics industry uses modeling and simulation to cope with the complexity and time-to-market challenges of designing high-tech devices. {I}n such context, {T}ransaction-{L}evel {M}odeling ({TLM}) is a widely spread modeling approach often used in conjunction with the {IEEE} standard {S}ystem{C} discrete-event simulator. {I}n this paper, we present a novel approach to modeling time that distinguishes between instantaneous actions and tasks with a duration. {W}e argue that this distinction should be natural to the user. {I}n addition, we show that it gives us important insight and better comprehension of what actions can overlap in time. {W}e are able to exploit this distinction to parallelize the simulation, achieving an important speedup and exposing subtle software bugs related to parallelism. {W}e propose a set of primitives and discuss the design decisions, expressiveness and semantics in depth. {W}e present a research simulator called j{TLM} that implements all these ideas.},
}

URL

Publication Sections


Contact | Site Map | Site created with SPIP 2.1.26 + AHUNTSIC [CC License]

Logged in visitors: 10 ; visits: 424152