@article{'BHO4',
title = { Verification and validation meet planning and scheduling },
author = {Bensalem, Saddek and Havelund, Klaus and Orlandini, Andrea},
year = {2014},
journal = {{STTT}},
number = {1},
pages = {1--12},
volume = {16},
team = {DCS, RSD},
}
Home > Verimag > Publications
bibtex
Browsing
News
- Seminars
- 4 April 2024 Sébastien Michelland: Abstract interpreters: a monadic approach to modular verification
- 11 April 2024 Andrei Paskevich: Tba
Seminars
New publications
- Some Recent Publications
- Karine Altisen, Pierre Corbineau, Stéphane Devismes: Complexité certifiée d'algorithmes autostabilisants en rondes
- Bruno Ferres, Oussama Oulkaid, Ludovic Henrio, Mehdi Khosravian, Matthieu Moy, Gabriel Radanne, Pascal Raymond: Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory
- Léo Gourdin: Lazy Code Transformations in a Formally Verified Compiler
- Marius Bozga, Radu Iosif, Joseph Sifakis: Verification of component-based systems with recursive architectures
Jobs and internships
- Jobs and internships
- [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
- PERSYVAL Master 2 Scholarships
- Junior professorship chair on verifiable / explainable artificial intelligence
- Poste de professeur des universités (section 27)
- [L3/M1] Theory and Practice of Vectorial Extension for Stream Processing
- [Master] Modeling and Characterizing Fault Attacks exploiting the Memory Architecture
- [Master] Proved-Secure Compilation for RISC-V Processor
- [Master] A Solver for Monadic Second Order Logic of Graphs of Bounded Tree-width
- [Master] Analyzing fault parameters triggering timing anomalies
- [Master] Exploration by model-checking of timing anomaly cancellation in a processor
- [Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
- [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences