title = {Rigorous Implementation of Real-Time Systems },
author = {Abdellatif, Tesnim},
year = {2012},
school = {Universi\'e de Grenoble, France},
team = {DCS},
}
Home > Verimag > Publications
bibtex
@phdthesis{Abd12a,
title = {Rigorous Implementation of Real-Time Systems },
author = {Abdellatif, Tesnim},
year = {2012},
school = {Universi\'e de Grenoble, France},
team = {DCS},
}
title = {Rigorous Implementation of Real-Time Systems },
author = {Abdellatif, Tesnim},
year = {2012},
school = {Universi\'e de Grenoble, France},
team = {DCS},
}
Browsing
News
Seminars
- Seminars
- 28 March 2019 Olivier Vidal: Matières premières et énergie à l’échelle mondiale dans le contexte de la transition (...)
- 1 April 2019 Edward a. Lee: Living digital beings
- 4 April 2019 Radu Iosif: Checking deadlock-freedom of parametric component-based systems
- 5 April 2019 Radu Iosif: On the expressive completeness and complexity of prenex separation logic
- 29 April 2019 Invited Speakers: Journée thématique verimag : many-core kalray mppa, implementation and (...)
New publications
- Recent Publications
- Dejan Nickovic, Olivier Lebeltel, Oded Maler, Thomas Ferrére, Dogan Ulus: AMT 2.0: Qualitative and Quantitative Trace Analysis with Extended Signal Temporal Logic
- Rany Kahil, Dario Socci, Peter Poplavko, Saddek Bensalem: Algorithmic Complexity of Correctness Testing in MC-Scheduling
- Steven De Oliveira: Finding constancy in linear routines
- Mnacho Echenim, Radu Iosif, Nicolas Peltier: On the Expressive Completeness of Bernays-Sch"onfinkel-Ramsey Separation Logic
- Ajoy Kumar Datta, Stéphane Devismes, Lawrence L. Larmore: A silent self-stabilizing algorithm for the generalized minimal \emphk-dominating set problem
- Iulia Dragomir, Simon Iosti, Marius Bozga, Saddek Bensalem: Designing Systems with Detection and Reconfiguration Capabilities: A Formal Approach
Jobs and internships
- Jobs and internships
- Phd Proposal : Inférence de modèles de faute pour simulation d’attaques sur composants sécurisés
- Phd proposal : Optimisation de l’évaluation et des tests de sécurité des systèmes cyber-physiques par analyse des canaux auxiliaires
- PHD proposal: Data Mining Dynamic Behaviors using Signal Temporal Logic
- Post-Doc and/or Research Engineer positions on Software Security
- STMicroelectronics
- [M2 internship] Self-Stabilization in TVG
