Verimag
Home > Teams > Synchrone > Tools > Tools

Tools

Tools


Main Team Toolsets

  • The Synchronous Toolbox

    This Toolbox consists of development tools targeting the design of reactive programs (typically, for critical embedded systems) made available by the synchronous team of the Verimag laboratory. It features the Lustre V6 language compiler and interpreter, the Lutin reactive system environment modeling language interpreter, the Lurette automated testing tool, the Lesar model-checker, the RDBG (Reactive Programs) debugger, and the gnuplot-rif and sim2chro data visualizers.

  • Lustre V4 Toolbox

    The Lustre Toolbox includes Lustre V4 and the model-checker Lesar.

Tools

  • BDDC v2

    A command-line logical calculor, based on the Binary Decision Diagrams library of the Lustre compiler.

  • Reglo

    A compiler which translates regular expressions into either a set of language equations, or into a Lustre program.

Archive

The tools below are prototypes that you can use as they are, but that are not maintained anymore. Use at your own risk.
  • aadl2sync

    An AADL to synchronous programs translator

  • aadl4ocaml

    an ocaml library for parsing AADL code.

  • Argos and Larissa

    Argos is an automaton language, similar to StateCharts, but with synchronous semantics.

  • IF Intermediate Format and Verification Tool set

    The IF Intermediate Representation based on extending communicating timed automata has been defined for being able to offer a powerful toolset offering simulation, analysis and verification facilities for different modelling languages for distributed real-time systems.

  • SCRV Runtime verification for SystemC/TLM designs

    SCRV allows to cover the non-determinism of the scheduling choices, when executing a SystemC/TLM model with the SystemC engine.

  • SR3 : Secure Resilient and Reputation-based Routing

    SR3 is a many-to-one routing protocol, designed for wireless sensor networks, which is both secure and resilient. It is a reinforced random walk that is partially determinized using a reputation mechanism.

  • ss2lus Simulink/Stateflow to Lustre

    The main objective of this project is to allow the translation of Simulink/Stateflow (trademarks of The Mathworks Inc.) into the synchronous programming language Lustre allowing its associated compilers, model-checkers and abtract interpretation tools to be applied to Simulink designs.

Externalized

Initially developped at Verimag, the tools and prototypes below are now distributed elsewhere.
  • Aspic Accelerated Symbolic Polyhedral Invariant Computation

    This software is based on Linear Relation Analysis, and combines classic LRA (with widening) and acceleration techniques.

  • LIBTLMPWT Model Power-Consumption and Temperature in SystemC/TLM

    Library for power consumption and thermal modeling.

  • Pinapa A front-end for SystemC/TLM

    Pinapa is a front-end for SystemC/TLM, that allows to combine the information on the architecture of a TLM platform, with the syntax trees of the threads.

  • PinaVM

    SystemC front-end based on LLVM, and back-ends to generate code like Promela (input language for SPIN).

  • sc-during

    Library for parallel programming on top of SystemC


The Verimag Tools page


Contact | Site Map | Site powered by SPIP 3.0.26 + AHUNTSIC [CC License]

info visites 937312