



# **Formal verification of SoC transactional models**

Matthieu MOY – Ph.D Student

STMicroelectronics – Verimag

# Outline

# Outline

- Introduction about Systems on a Chip

# Outline

- ❑ Introduction about Systems on a Chip
- ❑ Verification approach and tool chain

# Outline

- ❑ Introduction about Systems on a Chip
- ❑ Verification approach and tool chain
- ❑ Model of SystemC

# Outline


- ❑ Introduction about Systems on a Chip
- ❑ Verification approach and tool chain
- ❑ Model of SystemC
- ❑ An example

# Building complex systems

- ❑ Moore's Law and the Design Gap
  - Physical capacity grows faster than design capability
- ❑ Hardware / Software
- ❑ ASIC / General purpose processors / SoC
- ❑ RTL / Transaction Level

# Concurrent Hardware/Software Design

## *Standard Flow*



# Concurrent Hardware/Software Design

## *Standard Flow*



## *SysAr Extension*




# Concurrent Hardware/Software Design

## Standard Flow




## SysAr Extension



# Concurrent Hardware/Software Design

## Standard Flow




# System 2 RTL design flow

- SoC Micro-architecture (SoC RTL platform)
  - Accurately models cycles, protocols, IP internal states, etc.
  - Accuracy at expense of speed
    - Reuse RTL models to reduce development cost
- SoC Architecture (SoC TLM platform)
  - Corresponds to *contract* between embedded software and hardware
  - Accurately models register banks, data transfers, system synchronisations
  - Speed at expense of accuracy
    - Require light-weight modeling effort

# SoC Platforms: RTL vs TLM


## Speed/Effort




# Transaction Level modeling: Definitions

- A **system model** is composed of a set of **modules**, that:
  - **Execute** part of the expected system behavior thanks to one or several concurrent **threads**
  - **Communicate** data between each other.
    - Each data set is called a **transaction**
    - Data sets of **variable size**
  - **Synchronize** between each other. A **system synchronization** is an **explicit action**
- The abstraction level is the **SOC architecture level**

# RTL traces




# TLM Traces



# SystemC


- ❑ Used to build TLM platforms
- ❑ Built on top of C++ (Only additional classes)
- ❑ Provides
  - A scheduler
  - Notion of component (hierarchical)
  - Some basic communication elements
  - The infrastructure to build more abstract channels

# The TLM interface



*Module1* || Port Channel || Port *Module2*

# Example of system



# Outline

- ❑ Introduction about Systems on a Chip
- ❑ Verification approach and tool chain
- ❑ Model of SystemC
- ❑ An example


# Formal Verification

- ❑ Automatic Vs Interactive
- ❑ Property-checking Vs equivalence checking
- ❑ System-level Vs Block-level
- ❑ Safety Vs Liveness


# Difficulties

- ❑ Extract a formal model of the system to be verified (which is written in C++ !!)
- ❑ Deal with large systems
- ❑ Deal with data-dependant properties


# Tool chain




# Tool chain




# Tool chain




# Tool chain




# Tool chain




# Tool chain




# Tool chain




# Tool chain




# Tool chain



# Tool chain



# Tool chain



# Parsing SystemC

## ❑ Idea

- Parse the body of processes with GCC
- Execute the constructors to get the netlist

## ❑ Implementation

- Modified version of both GCC and SystemC/TLM
- The parser is linked to the system

# Expression of the property

## ❑ Assertions in the source code ( $\rightarrow$ reachability)

```
ASSERT(x != 3);
```

```
 $\rightarrow$ if (! (x!=3)) {is_this_reachable();}
```


## ❑ Generic properties

- A signal is never written on twice
- Mutual exclusion

# Outline


- ❑ Introduction about Systems on a Chip
- ❑ Verification approach and tool chain
- ❑ Model of SystemC
- ❑ An example

# Generation of the automata




# Generation of the automata

- ❑ One automaton per process




# Generation of the automata

- ❑ One automaton per process
- ❑ Plus SystemC objects





# Generation of the automata

- ❑ One automaton per process
- ❑ Plus SystemC objects
- ❑ And the scheduler



# Generation of the automata


- ❑ One automaton per process
- ❑ Plus SystemC objects
- ❑ And the scheduler
- ❑ Synchronous product



# C++ constructs


- ❑ Control flow graph extracted from the source
- ❑ Inductive construction
- ❑ One case per C++ instruction

# C++ constructs : The While loop




# C++ constructs : The While loop

$x = x + 1;$




# C++ constructs : The While loop

```
x = x + 1;  
y = x + y;
```



# C++ constructs : The While loop


```
While (x < 3) {  
    x = x + 1;  
    y = x + y;  
}
```



# SystemC constructs


- ❑ Automaton pattern for
  - Each object
  - The scheduler
  - The “state” of a process : Running, Eligible, or Sleeping
- ❑ Instantiation depends on the model

# SystemC scheduler



Note: Non-preemptive scheduler

# SystemC scheduler



# Pattern for a signal

# Pattern for a signal

True      Current value      False

# Pattern for a signal

True                      Current value              False

True

Value next


Delta-cycle

False


# Pattern for a signal

	True	Current value	False
True			
Value next			
Delta-cycle			
False			


# Pattern for a signal




# Pattern for a signal




# Pattern for a signal




# Pattern for a signal




# Pattern for a signal




# Pattern for a signal




# Pattern for a signal




# Pattern for a signal




# Pattern for a signal




# Pattern for a signal




# State of a process



# State of a process




# The scheduler




# The scheduler


Select process




# The scheduler




# The scheduler




# The scheduler



# The scheduler



# The scheduler




# The basic protocol

- Ports


- Initiator
- Target

- Channels


- Router
- Arbiter
- (*Sequentializer*)




# Basic initiator port




# Basic initiator port




# Basic initiator port




# Basic initiator port




# Basic initiator port




# Basic initiator port




# Basic initiator port




# Basic initiator port




# The basic\_seq




# The basic\_seq




# The basic\_seq




# The basic\_seq




# The basic\_seq




# The basic\_seq



# The basic\_seq




# The basic\_seq




# Outline

- ❑ Introduction about Systems on a Chip
- ❑ Verification approach and tool chain
- ❑ Model of SystemC
- ❑ An example


# An example




# An example




# An example



# An example



# An example



# Still to be done

- ❑ Implement more C++/SystemC/TLM constructs
- ❑ Implement more generic properties
- ❑ Scale up
- ❑ *Try to* apply on a real-world case study

# Interesting perspectives

- Better diagnosis
- Test-case generation
- Tools for debugging

# Conclusion

- ❑ Work accomplished : A running prototype
- ❑ Encouraging but still much to be done

# Questions ?