# Electronic design with evolutionary algorithms 

Adrian Thompson et al. (University of Sussex, UK)

Review by Alain Girault

## The idea

To use evolutionary algorithms in order to design electronic circuits
• sometimes known as "genetic algorithms"
In order to obtain circuits with an emergent behaviour

Emergent = behaviour that cannot be predicted in detail given only the knowledge of the individual components and connections
$\Rightarrow$ too complex for a human brain to understand!

## The experiments

Try to design a robust electronic circuit for tone detection
Use Xilinx FPGA XC6216 circuits

Size used $=10 \times 10$ cells only, i.e., 100 cells (out of $64 \times 64$ )
Use 4 different circuits under 4 different temperature conditions
$\Rightarrow$ hence robustness

## Specifications of the tone detector

input = square wave either 1 kHz or 10 kHz
output $=0$ or 1 depending on the input

## Specifications of the tone detector

input = square wave either 1 kHz or 10 kHz
output $=0$ or 1 depending on the input
Easy to design with conventional method
But you would get a much bigger circuit

## The evolution strategy

A (1+1) Evolution Strategy [Schwefel \& Rudolph 1995]

A mutation selects one of the FPGA's 100 cells at random, selects one of that cell's 10 muxes at random, reconfigures it to select a different input at random

This mutation is applied three times to produce each offspring

## Fitness function

$F$ is used to select the best offspring at each generation
$c$ is the FPGA chip number $\in[1,4]$
$S_{1} / S_{10}$ is the set of $1 \mathrm{kHz} / 10 \mathrm{kHz}$ tone tests
$t$ is the tone test number $\in S_{1} \cup S_{10}$ and $T=\left|S_{1} \cup S_{10}\right|$

The output of $c$ is fed to an analogue integrator giving a value $i_{t}^{c}$ proportional to the average output voltage of $c$ over the test $t$

$$
E^{c}=\frac{1}{2 T}\left|\sum_{t \in S_{1}} i_{t}^{c}-\sum_{t \in S_{10}} i_{t}^{c}\right| \quad \text { and } \quad F=\min _{c=1}^{4}\left(E^{c}\right)
$$

## The algorithm

Download the initial parent configuration to the FPGAs Measure $F_{\text {parent }}$ over 50 tone tests
repeat
Generate three mutations to update all FPGAs
Measure $F_{\text {offspring }}$ over 24 tone tests
if $F_{\text {offspring }} \geq F_{\text {parent }}$ then
The offspring becomes the new parent
else
Revert the three mutations

## end if

if 15 offspring have failed to replace their parent then
Reset all the FPGAs and reconfigure them from the parent
end if
until user decides

## Choice of Adam/Eve

Generate circuits at random until one is found to have an above average fitness test:
$\Rightarrow 75679$ individuals were generated at random
$\Rightarrow F_{\text {Adam } / E v e}=0.43$

25000 triple-mutations out of 861348 attempted
c) $F_{\text {final }}=6.17$

## Functional part



## Left part



## Right part



5,3


## A lot of nested loops

101 basic gates (inverters), 12 muxes, 10 latches (D flip-flop)


## Core mechanism



## Core mechanism



Only four cells are used: $(5,0),(6,1),(7,0)$, and $(7,2)$

## Core mechanism



The input is first retimed in cell $(5,0)$ to 6 kHz

## Core mechanism



When the retimed input is high, cell $(7,0)$ toggles at the clock frequency

## Core mechanism



When the retimed input is low, this oscillation stops

## Core mechanism



The number of times the oscillator toggles is completely determined by how long the raw input is high, and hence the input frequency

## Core mechanism



Finally, cell $(7,2)$ holds the final value of the previous oscillation while the next one is going on

## Global mechanism



This core mechanism with cells $(5,0),(6,1),(7,0)$, and $(7,2)$ produces a constant output for one input frequency, and a toggling output for the other input frequency

The other cells in the circuit serve to delay the retimed input
This delay is constant for falling edges, but variable for rising edges, function of the current circuit output

## Global mechanism



If the input is 1 kHz while the output is high (or $10 \mathrm{kHz} / \mathrm{low}$ ), odd togglings in a high half cycle of the input $\Rightarrow$ the output will change state

If the input is 1 kHz while the output is low (or $10 \mathrm{kHz} /$ high), even togglings in a high half cycle of the input
$\Rightarrow$ the output will remain constant
"The implementation of the variable delay is not yet understood"

## Results and conclusion

The final circuit works perfectly from $-27^{\circ}$ to $60^{\circ}$

When the input changes, the output changes after several cycles

Due to the stabilisation of the cycles involving latches

This digital circuit uses analogue time delays, which are avoided in digital design!

The evolution strategy does not care about design rules!

