Verimag

Seminar details

salle A. Turing CE4
16 January 2014 - 15h00
Switching reduction in sequential circuits
by Jan Lanik from Verimag



Abstract: The power consumed by switching of logical elements is one of the most important contributors to the power consumption of modern CMOS chips. We investigate methods to reduce the switching that could be used in EDA tools.




Contact | Site Map | Site powered by SPIP 3.0.26 + AHUNTSIC [CC License]

info visites 876690